IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 3 of 3  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SDM, ICD 2015-08-24
15:00
Kumamoto Kumamoto City [Invited Talk] Recent progress and challenges of high-mobility III-V/Ge CMOS technologies for low power LSI applications
Toshifumi Irisawa (AIST), Keiji Ikeda, Yuuichi Kamimuta, Minoru Oda, Tsutomu Tezuka (AIST/Toshiba), Tatsurou Maeda, Hiroyuki Ota, Kazuhiko Endo (AIST) SDM2015-63 ICD2015-32
 [more] SDM2015-63 ICD2015-32
pp.31-36
SDM 2014-01-29
10:25
Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] High Electron Mobility Triangular InGaAs-OI nMOSFETs with (111)B Side Surfaces Formed by MOVPE Regrowth
Toshifumi Irisawa, Minoru Oda, Keiji Ikeda, Yoshihiko Moriyama, Eiko Mieda, Wipakorn. Jevasuwan, Tatsuro Maeda (AIST), Osamu Ichikawa, Takenori Osada, Masahiko Hata (Sumitomo Chemical), Yasuyuki Miyamoto (Tokyo Inst. of Tech.), Tsutomu Tezuka (AIST) SDM2013-137
riangular In0.53Ga0.47As-OI nMOSFETs with smooth (111)B side surfaces on Si have been successfully fabricated. The trian... [more] SDM2013-137
pp.9-12
ICD, SDM 2008-07-18
15:30
Tokyo Kikai-Shinko-Kaikan Bldg. High Performance Sub-35 nm Bulk CMOS with Hybrid Gate Structures of NMOS; Dopant Confinement Layer (DCL) / PMOS; Ni-FUSI by Using Flash Lamp Anneal (FLA) in Ni-Silicidation -- Hybrid Gate Structures --
Hiroyuki Ohta (Fujitsu Lab.), Kazuo Kawamura (FML), Hidenobu Fukutome (Fujitsu Lab.), Mitsugu Tajima, Ken-ichi Okabe (FML), Keiji Ikeda, Kimihiko Hosaka, Yoichi Momiyama, Shigeo Satoh, Toshihiro Sugii (Fujitsu Lab.) SDM2008-148 ICD2008-58
We applied Flash Lamp Annealing (FLA) in Ni-silicidation to our developed Dopant Confinement Layer (DCL) structure for t... [more] SDM2008-148 ICD2008-58
pp.115-120
 Results 1 - 3 of 3  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan