IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 8 of 8  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SDM, ICD, ITE-IST [detail] 2023-08-02
09:00		 Hokkaido Hokkaido Univ. Multimedia Education Bldg. 3F
(Primary: On-site, Secondary: Online)		 [Invited Talk] A 33kDMIPS 6.4W Vehicle Communication Gateway Processor Achieving 10Gbps/W Network Routing, 40ms CAN Bus Start-Up and 1.4mW Standby
Kenichi Shimada, Keiichiro Sano, Kazuki Fukuoka, Hiroshi Morita, Masayuki Daito, Tatsuya Kamei, Hiroyuki Hamasaki, Yasuhisa Shimazaki (Renesas) SDM2023-43 ICD2023-22		  [more] SDM2023-43 ICD2023-22
pp.36-40
ICD, SDM, ITE-IST [detail] 2016-08-03
13:20		 Osaka Central Electric Club [Invited Talk] A 16nm FinFET Heterogeneous Nona-Core SoC Supporting Functional Safety Standard ISO26262 ASIL B
Chikafumi Takahashi, Shinichi Shibahara, Kazuki Fukuoka, Jun Matsushima, Yuko Kitaji (Renesas System Design), Yasuhisa Shimazaki, Hirotaka Hara, Takahiro Irita (Renesas Electronics) SDM2016-64 ICD2016-32		 This paper presents an SoC for the next generation of car infotainment, achieving high performance powered by nine heter... [more] SDM2016-64 ICD2016-32
pp.105-110
ICD, SDM 2014-08-04
10:50		 Hokkaido Hokkaido Univ., Multimedia Education Bldg. A 28nm High-k/MG Heterogeneous Multi-Core Mobile Application Processor with 2GHz Cores and Low-Power 1GHz Cores
Mitsuhiko Igarashi, Toshifumi Uemura, Ryo Mori, Hiroshi Kishibe, Masaaki Taniguchi, Kohei Wakahara, Toshiharu Saito, Masaki Fujigaya, Kazuki Fukuoka, Koji Nii, Takeshi Kataoka, Toshihiro Hattori (Renesas Electronics) SDM2014-64 ICD2014-33		 This paper presents power management and low power techniques of our heterogeneous quad/octa-core mobile application pro... [more] SDM2014-64 ICD2014-33
pp.11-16
ICD, SDM 2014-08-04
11:15		 Hokkaido Hokkaido Univ., Multimedia Education Bldg. Testability Improvement for 12.8 GB/s Wide IO DRAM Controller with Small Area Prebonding TSV test and 1GHz Sampled Fully Digital Noise Monitor
Takao Nomura, Ryo Mori, Koji Takayanagi, Toshihiko Ochiai, Kazuki Fukuoka, Tsuyoshi Kida, Koji Nii, Sadayuki Morita (REL) SDM2014-65 ICD2014-34		 We developed a Wide IO DRAM controller chip with Through Silicon Via (TSV) technology. Test circuitry is embedded in the... [more] SDM2014-65 ICD2014-34
pp.17-21
SDM, ICD 2013-08-02
10:50		 Ishikawa Kanazawa University A 123uW Standby Power Technique with EM-Tolerant 1.8V I/O NMOS Power Switch in 28nm HKMG Technology
Kazuki Fukuoka, Ryo Mori, Akira Kato, Mitsuhiko Igarashi, Koji Shibutani, Takashi Yamaki, Koji Nii, Sadayuki Morita, Takao Koike (Renesas Electronics), Noriaki Sakamoto (Renesas Mobile) SDM2013-78 ICD2013-60		  [more] SDM2013-78 ICD2013-60
pp.65-69
SDM, ICD 2013-08-02
15:10		 Ishikawa Kanazawa University [Invited Talk] A single chip LTE capable communication processor R-Mobile U2 and its technologies in power management -- Clock control method by the power saver --
Masaki Fujigaya, Noriaki Sakamoto, Takao Koike, Takahiro Irita, Kohei Wakahara, Tsugio Matsuyama, Keiji Hasegawa, Toshiharu Saito, Akira Fukuda, Kaname Teranishi (Renesas Mobile Corp.), Kazuki Fukuoka, Noriaki Maeda, Koji Nii (Renesas Electronics Corp.), Takeshi Kataoka, Toshihiro Hattori (Renesas Mobile Corp.) SDM2013-84 ICD2013-66		 The “R-Mobile U2” is a single chip integration of LTE capable base band and 1.5 GHz dual-core application processor. In ... [more] SDM2013-84 ICD2013-66
pp.99-103
ICD, SDM 2007-08-23
15:25		 Hokkaido Kitami Institute of Technology A 1.92us-wake-up time thick-gate-oxide power switch technique for ultra low-power single-chip mobile processors
Kazuki Fukuoka, Osamu Ozawa, Ryo Mori, Yasuto Igarashi, Toshio Sasaki, Takashi Kuraishi, Yoshihiko Yasu, Koichiro Ishibashi (Renesas Technology) SDM2007-153 ICD2007-81		 A technique for controlling rush current and wake-up time of thick-gate-oxide power switches is described. Suppressing t... [more] SDM2007-153 ICD2007-81
pp.69-73
ICD, ITE-CE 2006-12-15
11:15		 Hiroshima   Low Power SOC Design using Partial-Trench-Isolation ABC SOI for sub-100-nm LSTP technology
Osamu Ozawa, Kazuki Fukuoka, Yasuto Igarashi, Takashi Kuraishi, Yoshihiko Yasu, Yukio Maki, Takashi Ipposhi, Toshihiko Ochiai, Masayoshi Shirahata, Koichiro Ishibashi (Renesas) 		 [more] ICD2006-163
pp.115-119
 Results 1 - 8 of 8  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan