IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
ITS, WBS, RCC 2023-12-22
10:30
Okinawa
(Primary: On-site, Secondary: Online)
Research on the LoRaWAN Communication Range around Gunma University's Aramaki Campus
Keiji Jimi, Shinichi Nishida, Hiroto Kotake, Hiroyuki Oku, Yoichi Shiraishi, Minoru Yamaji, Kazuhiro Motegi, Takahiko Kawawi, Ayako Yano, Mikya Araki, Kenji Amagai, Nobuaki Nakazawa, Naoya Ohta (Gunma Univ.) WBS2023-52 ITS2023-35 RCC2023-46
The Internet of Things has attracted attention for analyzing a large amount of data measured by sensors. The Internet of... [more] WBS2023-52 ITS2023-35 RCC2023-46
pp.123-127
RECONF, CPSY, VLD, IPSJ-SLDM [detail] 2015-01-30
10:30
Kanagawa Hiyoshi Campus, Keio University Error detection using residue signed-digit number arithmetic for arithmetic circuits
Yoshitomo Nema, Yuuki Tanaka, Kazuhiro Motegi, Shugang Wei (Gunma Univ) VLD2014-136 CPSY2014-145 RECONF2014-69
For error detection of multiply-accumulate operation, a residue error detector can be considered for the VLSI implementa... [more] VLD2014-136 CPSY2014-145 RECONF2014-69
pp.151-156
CPSY, VLD, RECONF, IPSJ-SLDM [detail] 2013-01-16
14:10
Kanagawa   Optimal Design and Performance Evaluation of Residue Arithmetic Circuits with a Binary Coding of Signed-Digit Number
Takuya Kobayashi, Kazuhiro Motegi, Shugang Wei (Gunma Univ.) VLD2012-114 CPSY2012-63 RECONF2012-68
Signed-Digit (SD) has a redundancy by using \{-1,0,1\}.
By applying the redundant binary representation to arithmetic c... [more]
VLD2012-114 CPSY2012-63 RECONF2012-68
pp.39-44
VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2012-01-26
11:15
Kanagawa Hiyoshi Campus, Keio University Error Checker using Binary tree structure of Residue Signed-Digit Additions
Qian Liu, Kazuhiro Motegi, Shugang Wei (Gunma Univ.) VLD2011-111 CPSY2011-74 RECONF2011-70
In this paper, a fast residue checker for error detection of arithmetic circuits is presented. The residue checker consi... [more] VLD2011-111 CPSY2011-74 RECONF2011-70
pp.117-121
RECONF, VLD, CPSY, IPSJ-SLDM [detail] 2011-01-17
16:05
Kanagawa Keio Univ (Hiyoshi Campus) Audio dynamic range compression using polynomial equations
Tatsuya Miyashita, Kazuhiro Motegi, Shugang Wei (Gunma Univ.) VLD2010-97 CPSY2010-52 RECONF2010-66
An audio signal level compressor is presented, which is based on the approximation algorithm using an interpolating poly... [more] VLD2010-97 CPSY2010-52 RECONF2010-66
pp.81-85
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan