IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 6件中 1~6件目  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
COMP 2016-10-21
15:20
Miyagi Tohoku University A Research of the Number of the Convex Configurations of Silhouette Puzzles
Hitoshi Iwai, Jungo Shibuya, Ryuhei Uehara (JAIST) COMP2016-29
(To be available after the conference date) [more] COMP2016-29
pp.39-45
DC, CPSY 2015-04-17
09:50
Tokyo   A Proposal of Time-Lag-Less n-Fault-Tolerant Control System
Hitoshi Iwai CPSY2015-3 DC2015-3
In a conventional multi-modular majority voting redundancy for real-time hazard control the first processing step is tha... [more] CPSY2015-3 DC2015-3
pp.13-18
DC 2014-12-19
14:40
Toyama   A Proposal of Fault-Mask Triple Modular Redundancy with Certification and Integrity-check Code
Hitoshi Iwai DC2014-71
It must prove that output data of a function module and that of another function module are the same to check an integri... [more] DC2014-71
pp.25-28
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2014-11-28
15:35
Oita B-ConPlaza Some Studies of n-Fault-Tolerant System with Voting Switches
Hitoshi Iwai VLD2014-111 DC2014-65
This paper proposes n-fault-tolerant system method of voting redundancy with multiplied function modules. In well-known ... [more] VLD2014-111 DC2014-65
pp.257-262
ICD 2008-04-17
11:15
Tokyo   [Invited Talk] An 833MHz Pseudo Two-Port Embedded DRAM for Graphics Applications
Mariko Kaku, Hitoshi Iwai, Takeshi Nagai, Masaharu Wada, Atsushi Suzuki, Tomohisa Takai, Naoko Itoga, Takayuki Miyazaki, Takayuki Iwai (Toshiba), Hiroyuki Takenaka (Toshiba Microelectronics), Takehiko Hojo, Shinji Miyano, Nobuaki Otsuka (Toshiba) ICD2008-3
This paper describes a pseudo two-port embedded DRAM macro developed for graphics applications. It introduces read/write... [more] ICD2008-3
pp.13-18
ICD 2006-04-13
09:45
Oita Oita University A 65nm Low-Power Embedded DRAM with Extended Data-Retention Sleep Mode
Tomohisa Takai, Takeshi Nagai, Masaharu Wada, Hitoshi Iwai, Mariko Kaku, Atsushi Suzuki, Naoko Itoga, Takayuki Miyazaki (Toshiba), Hiroyuki Takenaka (Toshiba Microelectronics), Takehiko Hojo, Shinji Miyano (Toshiba)
An Extended Data Retention (EDR) sleep mode with on-chip ECC and the MT-CMOS technique is proposed for the embedded DRAM... [more] ICD2006-2
pp.7-12
 6件中 1~6件目  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (No. 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan