IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2009-12-02
11:20		 Kochi Kochi City Culture-Plaza A Reference CMOS Circuit Structure for Evaluation of Power Supply Noise
Tetsuro Matsuno, Daisuke Kosaka (Kobe Univ.), Makoto Nagata (Kobe Univ./ CREST-JST) CPM2009-137 ICD2009-66		 Accurate understandings of dynamic noises in power delivery networks of very large scale integration (VLSI) chips are st... [more] CPM2009-137 ICD2009-66
pp.19-22
ICD, ITE-IST 2009-10-01
09:35		 Tokyo CIC Tokyo (Tamachi) A 6-bit Arbitrary Digital Noise Emulator in 65nm CMOS Technology
Daisuke Fujimoto, Tetsuro Matsuno (Kobe Univ.), Daisuke Kosaka (A-R-Tec), Naoyuki Hamanishi, Ken Tanabe, Masazumi Shiochi (Toshiba Corp.), Makoto Nagata (Kobe Univ./A-R-Tec) ICD2009-34		 An arbitrary noise generator (ANG) is based on time-series charging of divided parasitic capacitance
(TSDPC) and emulat... [more]		 ICD2009-34
pp.7-10
ICD, ITE-IST 2009-10-01
10:00		 Tokyo CIC Tokyo (Tamachi) Evaluation and Analysis of Substrate Noise in Microprocessor
Yoji Bando (Kobe Univ.), Daisuke Kosaka (A-R-Tec), Goichi Yokomizo, Kunihiko Tsuboi (STARC), Ying Shiun Li, Shen Lin (Apache), Makoto Nagata (Kobe Univ./A-R-Tec) ICD2009-35		 An integrated power and substrate noise analysis environment targeting systems-on-chip (SoC) design was verified through... [more] ICD2009-35
pp.11-14
ICD, VLD 2007-03-07
16:40		 Okinawa Mielparque Okinawa Equivalent Circuit Modeling of Guard Ring Structures for Evaluation of Substrate Crosstalk Isolation
Daisuke Kosaka, Makoto Nagata (Kobe Univ.), Yoshitaka Murasaka, Atsushi Iwata (A-R-Tec) 		A substrate-coupling equivalent circuit can be derived for an arbitrary
guard ring test structure by way of F-matrix co... [more]		 VLD2006-115 ICD2006-206
pp.55-60
ICD, CPM 2007-01-18
09:00		 Tokyo Kika-Shinko-Kaikan Bldg. On-Die Monitoring of Substrate Coupling for Mixed-Signal Circuit Isolation
Takumi Danjo, Daisuke Kosaka, Makoto Nagata (Kobe Univ.) 		 [more] CPM2006-129 ICD2006-171
pp.1-5
ICD, SDM 2005-08-18
13:25		 Hokkaido HAKODATE KOKUSAI HOTEL Isolation Strategy against Substrate Coupling in CMOS Mixed-Signal/RF Circuits
Daisuke Kosaka, Makoto Nagata (Kobe Univ.), Yoshitaka Murasaka, Atsushi Iwata (A-R-Tec Corp.) 		A deep n-well guard-ring, DNW-GR, provides effective isolation from substrate-coupled high frequency noises in combinati... [more] SDM2005-136 ICD2005-75
pp.49-54
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan