IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 4 of 4  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF, VLD, CPSY, IPSJ-SLDM [detail] 2011-01-17
10:30
Kanagawa Keio Univ (Hiyoshi Campus) Implementation and evaluation of program development middleware for Cell Broadband Engine clusters
Toshiaki Kamata, Akihiro Shitara, Yuri Nishikawa (Keio Univ.), Masato Yoshimi (Doshisha Univ.), Hideharu Amano (Keio Univ.) VLD2010-85 CPSY2010-40 RECONF2010-54
Although accelarators have become prevalent in recent years, it is still difficult to implement many applications on the... [more] VLD2010-85 CPSY2010-40 RECONF2010-54
pp.7-12
CPSY, DC
(Joint)
2010-08-03
- 2010-08-05
Ishikawa Kanazawa Cultural Hall Implementation and Evaluation of Photon Mapping on Cell Broadband Engine
Nobuhiro Onishi, Toshiaki Kamata, Yuri Nishikawa, Akihiro Shitara (Keio Univ.), Masato Yoshimi (Doshisha Univ.), Kazunari Hujishiro, Hideharu Amano (Keio Univ.) CPSY2010-11
Photon mapping is a well-known global illumination method that can simulate direct illumination, indirect illumination,... [more] CPSY2010-11
pp.19-24
RECONF 2009-09-17
13:50
Tochigi Utsunomiya Univ. Performance Evaluation of Levenshtein-Distance Computation on One-Dimensional FPGA Array Cube
Masato Yoshimi, Mitsunori Miki (Doshisha Univ.), Yuri Nishikawa, Akihiro Shitara, Hideharu Amano (Keio Univ.), Oskar Mencer (Imperial College London) RECONF2009-21
This report evaluates results of computing edit distance algorithm on Cube, a computation system using multiple FPGAs co... [more] RECONF2009-21
pp.13-18
CPSY, DC
(Joint)
2009-08-04
- 2009-08-05
Miyagi   *
Yuri Nishikawa (Keio Univ.), Michihiro Koibuchi (NII), Masato Yoshimi (Doshisha Univ.), Akihiro Shitara (Keio Univ.), Kenichi Miura (NII), Hideharu Amano (Keio Univ.) CPSY2009-25
ClearSpeed’s CSX600 that consists of 96 Processing Elements (PEs) employs a one-dimensional array topology for a simple ... [more] CPSY2009-25
pp.91-96
 Results 1 - 4 of 4  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan