|
|
|
|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
|
| Search Results: Conference Papers |
| Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
|
| Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
| CPSY |
2006-12-15
16:40 |
Tokyo |
Tokyo Univ. Komaba Research Campus |
Utilizing Data Compression to Improve Cache Performance in Multicore Processors with Dedicated Caches
Yoshitaka Ito, Akihiro Chiyonobu (KIT), Toshinori Sato (Kyushu U.) |
[more] |
CPSY2006-51
pp.63-68 |
| ICD, IPSJ-ARC |
2006-06-08
14:30 |
Kanagawa |
|
Physical Register Access Analysis for Temperature-Aware Microarchitecture
Toshinori Sato (Kyushu Univ.), Yuji Kunitake, Akihiro Chiyonobu (Kyushu Inst. Tech.) |
While the improvements in clock frequency and transistor density have achieved the continuous increase in microprocessor... [more] |
ICD2006-46
pp.37-42 |
| ICD, IPSJ-ARC |
2006-06-08
15:00 |
Kanagawa |
|
Considering Circuit Delay in Adders on Evaluation of Constructive Timing Violation
Yuji Kunitake, Akihiro Chiyonobu, Koichiro Tanaka (Kyushu Inst. Tech.), Toshinori Sato (Kyushu Univ.) |
We have investigated a technique for microprocessors, which achieves both high performance and low power. Based on the o... [more] |
ICD2006-47
pp.43-48 |
| CPSY |
2005-12-16
14:00 |
Tochigi |
Academia Hall, Utsunomiya Univ. |
Exploiting Typical Delays to Boost Instruction Collapsing
Toshinori Sato, Akihiro Chiyonobu (KIT) |
The deep submicron semiconductor technologies will make the worst-case design impossible, since they can not provide des... [more] |
CPSY2005-36
pp.19-24 |
|
|
|
|
|
[Return to Top Page]
[Return to IEICE Web Page]
|