IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 1 of 1  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SIP, CAS, CS 2010-03-02
09:20
Okinawa Hotel Breeze Bay Marina, Miyakojima Preprocessing Method based on Operation Instruction Clustering of Code Optimization for a Processor Architecture with Bypass Chain
Yuki Kamada, Toshihiro Shoji, Jin Tian, Nobuhiko Sugino (Tokyou Inst. of Tech.) CAS2009-108 SIP2009-153 CS2009-103
For a processor with a bypass chain, a novel code optimization method based on data flow graph (DFG) form is discussed. ... [more] CAS2009-108 SIP2009-153 CS2009-103
pp.173-178
 Results 1 - 1 of 1  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan