| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| NS, IN, CS, NV (Joint) |
2019-09-06 10:50 |
Miyagi | Research Institute of Electrical Communication, Tohoku Univ. | Evaluation of OVS offload with FPGA Kazuki Hyoudou, Takashi Shimizu (Fujitsu Labs.), Haruhisa Fukano (Fujitsu QNET), Katsuhito Asano (Fujitsu Labs.), Yasumichi Matsuura (Fujitsu)  CS2019-53 |
In the NFV (Network Function Virtualization), quantum of packet relaying by software virtual switch is exploded in the s... [more] | CS2019-53 pp.33-38 |
| CQ, CS (Joint) |
2018-04-20 15:05 |
Hiroshima | Hiroshima Institute of Technology | Prototype of low-latency layer 2 switch for mobile front haul Kazuto Nishimura, Masaki Hirota (Fujitsu), Yoshikazu Sabetto (Fujitsu QNET) CS2018-8 |
In 5th Generation mobile communication, it is considered that Mobile Front Haul (MFH) network is integrated to Layer 2 n... [more] | CS2018-8 pp.41-46 |
| ICD | 2011-12-16 11:20 |
Osaka | Hardware software co-design methodology tolerating software redundancy Yuta Teranishi (Fujitsu Qnet), Toshiya Otomo, Koji Kurihara, Hiromasa Yamauchi, Takahisa Suzuki, Koichiro Yamashita (Fujitsu Lab) ICD2011-130 |
In high-performance SoC design, the best system cannot be done even if the optimized software and the optimized hardware... [more] | ICD2011-130 pp.137-142 |
|
| SS | 2011-06-30 11:30 |
Overseas | Korea Univ. (Seoul) | An Introduction of a Formal Method in PBL: A Case Report Shinya Yamada, Tomohiro Iwamoto, Tsunayuki Shinozawa, Mitsuhide Honda, Ryo Miyashita (Kyushu Univ.), Takashi Iwasaki, Yasuo Inoue (FUJITSU QNET), Keijiro Araki, Shigeru Kusakabe, Yoichi Omori (Kyushu Univ.) SS2011-3 |
In this paper, we report our PBL whose aim is to establish a guideline to introduce formal methods into software develo... [more] |
SS2011-3 pp.11-16 |
[Return to Top Page]