|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
RECONF |
2005-09-16 13:00 |
Hiroshima |
|
Cluster architecture for reconfigurable signal processing engine for wireless communications Miyoshi Saito, Hisanori Fujisawa (Fujitsu Ltd.), Nobuo Ujiie (FLT), Hideki Yoshizawa (Fujitsu Ltd.) |
[more] |
RECONF2005-47 pp.37-42 |
ICD |
2005-05-26 10:30 |
Hyogo |
Kobe Univ. |
A Single-Chip Multi-Processor integrating Quadruple Processors on 90nm CMOS Process Ken-ichi Kawasaki, Tetsuyoshi Shiota, Yukihito Kawabe, Wataru Shibamoto, Atsushi Sato, Tetsutaro Hashimoto, Motoaki Matsumura, Hiroshi Okano, Fumihiko Hayakawa, Shinichiro Tago, Yasuki Nakamura (Fujitsu Labs.), Hideo Miyake (FLT), Atsuhiro Suga, Hiromasa Takahashi, Atsuki Inoue (Fujitsu Labs.) |
We have developed a 51.2-GOPS single-chip multi-processor integrating quadruple processors with 1.0-GB/s system-bus dire... [more] |
ICD2005-21 pp.7-12 |
|
|
|
[Return to Top Page]
[Return to IEICE Web Page]
|