IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 41 - 60 of 79 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
EMT, PN, LQE, OPE, MWP, EST, IEE-EMT [detail] 2012-01-26
10:20
Osaka Osaka Univ. Convention Center Analysis of Lightning Electromagnetic Field on Large-scale Urban Model Using Three-dimensional MW-FDTD Parallel Computation
Takaaki Oikawa, Jun Sonoda (SNCT), Noriyasu Honma, Yutaka Ikegawa (Tohoku EPCO), Motoyuki Sato (Tohoku Univ.) PN2011-36 OPE2011-152 LQE2011-138 EST2011-86 MWP2011-54
Analysis of lightning electromagnetic field using the finite-difference time-domain (FDTD) method have been studied in r... [more] PN2011-36 OPE2011-152 LQE2011-138 EST2011-86 MWP2011-54
pp.17-22
VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2012-01-26
13:30
Kanagawa Hiyoshi Campus, Keio University development and evaluation of ParaRuby: a distributed GPGPU framework using Ruby
Ryo Nakamura, Masato Yoshimi, Mitsunori Miki (Doshisha Univ.) VLD2011-113 CPSY2011-76 RECONF2011-72
Graphic Processing Unit (GPU), which was entirely used for image processing, has been widely applied to general computat... [more] VLD2011-113 CPSY2011-76 RECONF2011-72
pp.129-134
DC 2011-12-16
17:10
Hyogo   Fault-tolerant Wormhole Switching with Partial Backtrack Capability
Hiroki Kanai, Masato Kitakami (Chiba Univ.) DC2011-75
Since a parallel computer and Network-on-Chip (NoC) have many elements, their failure rate is high. Fault-tolerance is i... [more] DC2011-75
pp.39-44
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-30
09:00
Miyazaki NewWelCity Miyazaki An Acceleration Method for Three-Dimensional Smith-Waterman Algorithm on a GPU
Saori Sudo, Masato Yoshimi, Mitsunori Miki (Doshisha Univ.) CPSY2011-49
Graphic processing units (GPUs), which was entirely used in image processing, have been applied to a lot of studies and ... [more] CPSY2011-49
pp.35-40
CPSY 2011-10-21
15:15
Hyogo   An Evaluation of a Mapreduce System SSS Using a Real-World Application
Hidemoto Nakada, Hirotaka Ogawa, Tomohiro Kudoh (AIST) CPSY2011-35
We have been implementing a MapReduce system called SSS aiming at highspeed and highly capable MapReduce framework. SSS ... [more] CPSY2011-35
pp.55-60
CAS, NLP 2011-10-20
13:05
Shizuoka Shizuoka Univ. Fast Electromagnetic Field Simulation by GPGPU-based Massively Parallel ADE-FDTD Method
Yuta Inoue, Masaki Unno, Shuichi Aono, Hideki Asai (Shizuoka Univ.) CAS2011-38 NLP2011-65
With the progress of high-density integration technology and increasing operation frequency, a variety of power and sign... [more] CAS2011-38 NLP2011-65
pp.31-36
DC, CPSY
(Joint)
2011-07-29
16:05
Kagoshima   An implementation of Sawzall on SSS: a MapReduce Runtime
Hidemoto Nakada (AIST), Tatsuhiko Inoue (SOUM), Hirotaka Ogawa, Tomohiro Kudoh (AIST) CPSY2011-24
Sawzall is a script language designed for batch processing of large amount of data, which is introduced by Google in 200... [more] CPSY2011-24
pp.89-94
IBISML 2011-03-28
11:30
Osaka Nakanoshima Center, Osaka Univ. MPI/OpenMP Hybrid Parallel Inference for Latent Dirichlet Allocation
Shotaro Tora, Koji Eguchi (Kobe Univ.) IBISML2010-118
In recent years, probabilistic topic models have been applied to various kinds of data including text data, and its effe... [more] IBISML2010-118
pp.101-108
EMCJ 2011-01-28
09:45
Kumamoto Kumamoto National College of Technology Analysis of Lightning Electromagnetic Field on Large-scale Terrain Model Using Three-dimensional MW-FDTD Parallel Computation
Takaaki Oikawa, Jun Sonoda (SNCT), Motoyuki Sato (Tohoku Univ.), Noriyasu Honma, Yutaka Ikegawa (Tohoku EPCO) EMCJ2010-102
Analysis of lightning electromagnetic eld using the FDTD method have been studied in recent year.However,large-scale an... [more] EMCJ2010-102
pp.13-18
RECONF, VLD, CPSY, IPSJ-SLDM [detail] 2011-01-17
10:30
Kanagawa Keio Univ (Hiyoshi Campus) Implementation and evaluation of program development middleware for Cell Broadband Engine clusters
Toshiaki Kamata, Akihiro Shitara, Yuri Nishikawa (Keio Univ.), Masato Yoshimi (Doshisha Univ.), Hideharu Amano (Keio Univ.) VLD2010-85 CPSY2010-40 RECONF2010-54
Although accelarators have become prevalent in recent years, it is still difficult to implement many applications on the... [more] VLD2010-85 CPSY2010-40 RECONF2010-54
pp.7-12
CS, IPSJ-AVM, ITE-BCT, IE [detail] 2010-12-03
09:50
Kyoto Nagoya Univ A Parallelization Method for Multi-view Stereo Using PC Cluster
Naoki Sekiguchi, Masaru Fukushi, Toru Abe (Tohoku Univ.) CS2010-62 IE2010-101
This article proposes a parallelization method for multi-view stereo 3D shape reconstruction using a PC cluster. The pro... [more] CS2010-62 IE2010-101
pp.91-96
NLP 2010-11-20
10:55
Miyagi Tohoku University (RIEC) A Modular Neural Network for Parallel Computation
Daisuke Sasaki, Yoshihiro Hayakawa (Sendai NCT) NLP2010-110
Some of combinatorial optimization problems cause exponential increases of calculation time in terms of a problem size. ... [more] NLP2010-110
pp.55-60
RECONF 2010-09-16
14:35
Shizuoka Shizuoka University (Faculty of Eng., Hall 2) Accelerating HMMER search using FPGA Grid
Toyokazu Takagi, Tsutomu Maruyama (Tsukuba Univ.) RECONF2010-23
HMMER is one of the most used software tools for sensitive pro le HMM (Hidden Markov Model)searches of biological sequen... [more] RECONF2010-23
pp.31-36
IA 2010-08-06
15:45
Tokyo IIJ Kanda Jinbocho Bldg. An implemetation of a rapid graph drawing toolset for large scale network topologies
Hiroaki Hazeyama (NAIST), Hiroyuki Fujiwara (SCW) IA2010-26
Generally, it is difficult to draw a graph of large scale network such as the Internet according to the change of the ne... [more] IA2010-26
pp.55-60
AP 2010-02-18
11:40
Tokyo Toshiba Acceleration of FDTD Method with the Time and Space Pipeline on the Cell.B.E.
Sho Endo, Jun Sonoda (Sendai Nat Coll. of Tech.), Motoyuki Sato (Tohoku Uni.) AP2009-190
Nowadays FDTD method have been accelerated with Cell Broadband Engine (Cell/B.E.) However there have been a problem that... [more] AP2009-190
pp.35-40
IPSJ-SLDM, VLD, CPSY, RECONF [detail] 2010-01-26
09:00
Kanagawa Keio Univ (Hiyoshi Campus) A study of software development environment for dynamic-reconfigurable processor MuCCRA-3.
Kazuei Hironaka, Katsunobu Nishimura (Tokai Univ.), Hideharu Amano (Keio Univ.) VLD2009-69 CPSY2009-51 RECONF2009-54
The dynamic-reconfigurable processor is consisted of many small and simple processing units. This processor is
able to ... [more]
VLD2009-69 CPSY2009-51 RECONF2009-54
pp.1-6
MSS, CAS 2009-11-26
14:20
Aichi Nagoya University Parallel-Distributed Block Latency Insertion Method (Block-LIM) for Fast Transient Simulation of Tightly Coupled Transmission Lines
Yuta Inoue, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2009-49 CST2009-22
Latency Insertion Method (LIM) is one of the techniques for fast transient analysis of linear circuit which is much fast... [more] CAS2009-49 CST2009-22
pp.25-30
NLP 2009-11-11
14:30
Kagoshima   Parallel Simulation of a Large-Scale Chaotic Neural Network
Makito Oku, Koji Iwayama, Keita Tokuda, Hideyuki Suzuki, Kazuyuki Aihara (Univ. of Tokyo.) NLP2009-92
Recently large-scale numerical simulations of artificial neural networks are getting popular.
The number of units deal... [more]
NLP2009-92
pp.55-59
CAS, NLP 2009-09-24
13:00
Hiroshima Hiroshima Univ. Higashi Senda Campus A Reducing Method for Electromagnetic Interference on Electronic Control Unit by Optimization System with Parallel Processing
Yuji Okazaki (Shizuoka Univ.), Takanori Uno (DENSO), Hideki Asai (Shizuoka Univ.) CAS2009-28 NLP2009-64
With the progress of integrated circuit technologies, high-speed and high density electronic devices have been designed ... [more] CAS2009-28 NLP2009-64
pp.25-30
CAS, NLP 2009-09-24
13:50
Hiroshima Hiroshima Univ. Higashi Senda Campus Fast Circuit Simulation Based on GPGPU-LIM and Its Estimation
Yuta Inoue, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2009-30 NLP2009-66
With the progress of high-density integration technology of the circuits, a variety of signal and power integrity proble... [more] CAS2009-30 NLP2009-66
pp.37-42
 Results 41 - 60 of 79 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan