| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| NLP, CCS | 2024-06-06 09:55 |
Fukuoka | West Japan General Exhibition Center AIM | Training approaches for photonic reservoir computing circuits Keigo Takabayashi, Ryota Nakayama, Takeo Maruyama, Tomoaki Niiyama, Satoshi Sunada (Kanazawa Univ.)  NLP2024-15 CCS2024-2 |
(To be available after the conference date) [more] | NLP2024-15 CCS2024-2 p.7 |
| ED, SDM, CPM | 2024-05-24 14:20 |
Hokkaido | (Primary: On-site, Secondary: Online) |
Study on A Reconfigurable Problem Mapping Circuit for Amoeba-inspired Analog Electronic Solution Search System "Electronic Amoeba" Toksuhi Maruoka, Takato Yoshida, Yoko Shigematsu, Seiya Kasai (Hokkaido Univ.) ED2024-6 CPM2024-6 SDM2024-13 |
Various issues in modern society can be formulated as a combinatorial optimization problem. Ising machine is a well-know... [more] | ED2024-6 CPM2024-6 SDM2024-13 pp.17-20 |
| QIT (2nd) |
2023-12-18 15:50 |
Okinawa | OIST (Primary: On-site, Secondary: Online) |
Quantum Circuit Unoptimization and Its Application to Compiler Benchmark Yusei Mori (Osaka Univ.), Hideaki Hakoshima (QIQB), Kyohei Sudo (Osaka Univ.), Toshio Mori (QIQB), Kosuke Mitarai (Osaka Univ.), Keisuke Fujii (Osaka Univ./RQC) |
We initiate and construct a quantum algorithmic primitive called quantum circuit unoptimization, which makes a given qua... [more] | |
| QIT (2nd) |
2023-12-17 17:30 |
Okinawa | OIST (Primary: On-site, Secondary: Online) |
[Poster Presentation]
Assessing the PLGC Ansatz Performance in Noisy Quantum Settings: A Focus on the Toric Code [Poster presentation] Yaswitha Gujju (Univ. of Tokyo), Rong-Yang Sun, Tomonori Shirakawa, Seiji Yunoki (riken) |
In recent years, topologically ordered states have piqued interest due to their unique properties and potential applica... [more] |
|
| NLP | 2023-11-28 14:55 |
Okinawa | Nago city commerce and industry association | Multi-objective optimization problems of switched dynamical systems Ryunosuke Numata, Toshmichi Saito (HU) NLP2023-67 |
This paper studies a multi-objective optimization problem for boost converters with photovoltaic input equivalent circui... [more] | NLP2023-67 pp.39-43 |
| VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] | 2023-11-15 14:40 |
Kumamoto | Civic Auditorium Sears Home Yume Hall (Primary: On-site, Secondary: Online) |
A 183.4 nJ/inference 152.8 µW Single-Chip Wired-Logic DNN Processor for Always-On 35 Voice Commands Recognition Application Rei Sumikawa, Atsutake Kosuge, Mototsugu Hamada, Tadahiro Kuroda (UTokyo) VLD2023-39 ICD2023-47 DC2023-46 RECONF2023-42 |
A 183.4-nJ/inference single-chip wired-logic DNN processor that is capable of recognizing all 35 commands defined in the... [more] | VLD2023-39 ICD2023-47 DC2023-46 RECONF2023-42 pp.54-59 |
| CCS, NLP | 2023-06-08 15:35 |
Tokyo | Tokyo City Univ. | A place and route method in AQFP circuits using multi-objective optimization Syota Kasai, Hidehiro Nakano (Tokyo City Univ.) NLP2023-18 CCS2023-6 |
In recent years, research has been conducted on AQFP circuits, which are superconducting logic circuits that consume les... [more] | NLP2023-18 CCS2023-6 pp.21-24 |
| QIT (2nd) |
2023-05-30 11:15 |
Kyoto | Katsura Campus, Kyoto University | Acceleration of Quantum Circuit Simulation through Low-level Optimization Nilton Filho, Taketoshi Iyota (Soka Univ.) |
Simulating quantum computation on a classical computer has many applications, including verification of quantum algorith... [more] | |
| QIT (2nd) |
2023-05-30 14:50 |
Kyoto | Katsura Campus, Kyoto University | Efficient Fault-Tolerant Approximate Quantum Fourier Transform by Precomputed Quantum States Kento Oonishi (MELCO), Noboru Kunihiro (UTsukuba) |
This paper proposes efficient approximate quantum Fourier transformunder fault-tolerant setting. Quantum Fourier transfo... [more] | |
| QIT (2nd) |
2023-05-29 16:30 |
Kyoto | Katsura Campus, Kyoto University | [Poster Presentation]
Quantum Circuit Synthesis Method of VQE for Traveling Salesman Problem Considering W States Kohei Ogino (Ritsumeikan Univ.), Atsushi Matsuo (IBM Japan), Shigeru Yamashita (Ritsumeikan Univ.) |
VQE (Variational Quantum Eigensolver), a quantum algorithm, can be used to solve combinatorial optimization problems usi... [more] | |
| EST | 2023-05-19 14:25 |
Tokyo | Kikai-Shinko-Kaikan Bldg. (Primary: On-site, Secondary: Online) |
A Design Method of Multisection Line Impedance Matching Circuit Kei Terui, Keito Naitoh, Tsugumichi Shibata (TCU) EST2023-7 |
In this paper, we consider a configuration in which a large number of microstrip section lines with an electrical length... [more] | EST2023-7 pp.34-39 |
| EST | 2023-05-19 14:50 |
Tokyo | Kikai-Shinko-Kaikan Bldg. (Primary: On-site, Secondary: Online) |
Modeling of Step Discontinuity in Microstrip Line Width Keito Naitoh, Kei Terui, Tsugumichi Shibata (TCU) EST2023-8 |
In this paper, we study the equivalent circuit modeling of microstrip line discontinuities where the strip width suddenl... [more] | EST2023-8 pp.40-44 |
| MW | 2022-05-19 15:40 |
Kyoto | Kyoto Univ. (Primary: On-site, Secondary: Online) |
[Invited Talk]
Optimization Design by Genetic Algorithm for Microwave Circuits and Elements Mikio Tsuji, Hiroyuki Deguchi (Doshisha Univ.), Daichi Higashi MW2022-14 |
This talk presents optimizations for microwave circuits composed of arbitrary-shaped elements using a genetic algorithm ... [more] | MW2022-14 p.2 |
| VLD, HWS [detail] | 2022-03-08 09:30 |
Online | Online | A Study on Interface Circuits Using Click Element Between Synchronous-asynchronous Domains Shogo Semba, Hiroshi Saito (UoA) VLD2021-91 HWS2021-68 |
In this paper, we propose interface circuits using Click Element between synchronous and asynchronous domains. The propo... [more] | VLD2021-91 HWS2021-68 pp.81-86 |
| MW | 2021-12-16 15:15 |
Kanagawa | Kawasaki City Industrial Promotion Hall (Primary: On-site, Secondary: Online) |
Analysis and Design of a Differential Distributed Amplifier with Coupled Inductors Keisuke Kawahara, Yohtaro Umeda, Kyoya Takano (TUS), Shinsuke Hara (NICT) MW2021-92 |
This paper presents a differential distributed amplifier with coupled inductors. Broadband and multi-level signaling are... [more] | MW2021-92 pp.43-48 |
| QIT (2nd) |
2021-12-01 14:40 |
Online | Online | Simulating Time Evolution with Fully Optimized Single-Qubit Gates Kaito Wada (Keio Univ.), Rudy Raymond (IBM), Yu-ya Ohnishi (JSR Corp.), Eriko Kaminishi, Michihiko Sugawara, Naoki Yamamoto, Hiroshi Watanabe (Keio Univ.) |
We propose a novel method to sequentially optimize arbitrary single-qubit gates in parameterized quantum circuits for si... [more] | |
| VLD, DC, RECONF, ICD, IPSJ-SLDM (Joint) [detail] |
2020-11-17 14:25 |
Online | Online | Variable Ordering for Minimizing Power Consumption of BDD-based Optical Logic Circuits Ryosuke Matsuo, Shin-ichi Minato (Kyoto Univ) VLD2020-24 ICD2020-44 DC2020-44 RECONF2020-43 |
Optical logic circuits based on integrated nanophotonics have attracted significant interest due to their ultra-high-spe... [more] | VLD2020-24 ICD2020-44 DC2020-44 RECONF2020-43 pp.78-83 |
| HWS, VLD [detail] | 2020-03-04 13:25 |
Okinawa | Okinawa Ken Seinen Kaikan (Cancelled but technical report was issued) |
A Study of Dynamic Power Optimization by Latch Insertion for Asynchronous RTL Models Shogo Semba, Hiroshi Saito (UoA) VLD2019-100 HWS2019-73 |
In this paper, we propose a dynamic power optimization method by latch insertion for asynchronous RTL models. In data-pa... [more] | VLD2019-100 HWS2019-73 pp.37-42 |
| NLP, NC (Joint) |
2020-01-24 13:10 |
Okinawa | Miyakojima Marine Terminal | Optimization of CMOS operational amplifier using MOGA Hitoshi Kubo (Shizuoka Univ.), Hiroshi Ninomiya (Shonan Inst. of Tech.), Hideki Asai (Shizuoka Univ.) NLP2019-93 |
Multi-Objective Genetic Algorithm (MOGA) is an extended version of Genetic Algorithm (GA) for problems with multiple obj... [more] | NLP2019-93 pp.45-48 |
| SCE | 2020-01-17 13:15 |
Kanagawa | [Poster Presentation]
Optimization of a Josephson latching driver using 10-kA/cm2 Nb process for a Josephson-CMOS hybrid memory Yuki Hironaka, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama Natl. Univ.) SCE2019-47 |
Josephson digital circuits such as single flux quantum circuits have a great potential for future high-end computing sys... [more] | SCE2019-47 pp.73-74 |
|
[Return to Top Page]