IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Special Interest Group on System Architecture (IPSJ-ARC)  (Searched in: 2017)

Search Results: Keywords 'from:2017-11-06 to:2017-11-06'
[Go to Official IPSJ-ARC Homepage] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 21 - 40 of 69 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
09:25		 Kumamoto Kumamoto-Kenminkouryukan Parea On Avoiding Test Data Corruption by Optimal Scan Chain Grouping
Yucong Zhang, Stefan Holst, Xiaoqing Wen, Kohei Miyase, Seiji Kajihara (KIT), Jun Qian (AMD) VLD2017-42 DC2017-48		 Scan shift operations cause many gates to switch simultaneously. As a result, excessive IR-drop may occur, disrupting th... [more] VLD2017-42 DC2017-48
pp.91-94
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
09:50		 Kumamoto Kumamoto-Kenminkouryukan Parea On low power oriented test pattern compaction using SAT solver
Yusuke Matsunaga (Kyushu Univ.) VLD2017-43 DC2017-49		 This paper proposes a test pattern compaction method under power
consumption constraint, which uses SAT solver based ... [more]		 VLD2017-43 DC2017-49
pp.95-99
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
09:00		 Kumamoto Kumamoto-Kenminkouryukan Parea Real Chip Evaluation of a Variable Pipelined Coarse-Grained Reconfigurable Array
Naoki Ando, Takuya Kojima, Hideharu Amano (Keio Univ.) RECONF2017-40		  [more] RECONF2017-40
pp.19-24
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
09:25		 Kumamoto Kumamoto-Kenminkouryukan Parea RECONF2017-41 (To be available after the conference date) [more] RECONF2017-41
pp.25-30
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
09:50		 Kumamoto Kumamoto-Kenminkouryukan Parea Performance Evaluation Three Dimensional FPGA Architecture with Face-down Stacking
Keishiro Akashi, Motoki Amagasaki, Qian Zhao, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ) RECONF2017-42		 In recent years,Three-dimensional (3D) field-programmable gate arrays(FPGAs) are expected to offer higher logic density ... [more] RECONF2017-42
pp.31-36
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
10:30		 Kumamoto Kumamoto-Kenminkouryukan Parea Area Reduction of Digital Circuit Part in Analog-to-Digital Converter Based on β-Expansion by Eliminating Look-Up Table
Yuji Shindo, Kenshu Seto, Hao San (TCU) VLD2017-44 DC2017-50		 We propose an area reduction method of digital circuit part in analog-to-digital converter (ADC) based on β-expansion. T... [more] VLD2017-44 DC2017-50
pp.101-104
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
10:55		 Kumamoto Kumamoto-Kenminkouryukan Parea A Study of Pipelined Hardware Design of Matrix Inversion for Signal Separation in MIMO-OFDM Wireless Communication
Takashi Imagawa (Ritsumeikan Univ.), Takahiro Ikeshita, Hiroshi Tsutsui, Yoshikazu Miyanaga (Hokkaido Univ.) VLD2017-45 DC2017-51		 With the increase in the number of MIMO streams and OFDM subcarriers for high-speed wireless communication, the amount o... [more] VLD2017-45 DC2017-51
pp.105-108
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
11:20		 Kumamoto Kumamoto-Kenminkouryukan Parea Implementation and Optimization of Parallel Prefix Adder Using Majority Function
Daiki Matsumoto, Masao Yanagisawa, Shinji Kimura (Waseda Univ.) VLD2017-46 DC2017-52		 In recent FPGAs and post CMOS devices, three-input majority operation can be efficiently realized and circuit configuration... [more] VLD2017-46 DC2017-52
pp.109-114
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
10:30		 Kumamoto Kumamoto-Kenminkouryukan Parea Stochastic Number Generation with Internal Signals of Peripheral Logic Circuits
Naoya Kubota, Maki Fujiha, Hideyuki Ichihara, Tsuyoshi Iwagaki, Tomoo Inoue (Hiroshima City Univ.) VLD2017-47 DC2017-53		 Stochastic computing (SC), which is an approximate computation with probabilities, has attracted at- tention because it ... [more] VLD2017-47 DC2017-53
pp.115-120
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
10:55		 Kumamoto Kumamoto-Kenminkouryukan Parea Stochastic logic circuit using static constant as coefficient without random number generator
Masashi Tawada, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.) VLD2017-48 DC2017-54		 (To be available after the conference date) [more] VLD2017-48 DC2017-54
pp.121-124
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
11:20		 Kumamoto Kumamoto-Kenminkouryukan Parea Design to Improve Open Defect Detection for Test Based on IDDT Appearance Time
Ayumu Kambara, Kouhei Ohtani, Hiroyuki Yotsuyanagi, Masaki Hashizume (Tokushima Univ.) VLD2017-49 DC2017-55		 Increasing open defects has become a problem.
We proposed a supply current test method with a built-in sensor for dete... [more]		 VLD2017-49 DC2017-55
pp.125-130
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
10:30		 Kumamoto Kumamoto-Kenminkouryukan Parea RECONF2017-43 (To be available after the conference date) [more] RECONF2017-43
pp.37-42
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
10:55		 Kumamoto Kumamoto-Kenminkouryukan Parea RECONF2017-44 (To be available after the conference date) [more] RECONF2017-44
pp.43-48
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
11:20		 Kumamoto Kumamoto-Kenminkouryukan Parea IoT Platform using an MCU-FPGA Hybrid System and Feasibility Study of Wireless Configuration
Ryota Suzuki, Hironori Nakajo (TUAT) RECONF2017-45		 An MCU (Micro Control Unit) which is used in an embedded system has been recently equipped with a communication function... [more] RECONF2017-45
pp.49-54
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
13:00		 Kumamoto Kumamoto-Kenminkouryukan Parea [Invited Talk] Innovative Applications of Machine Learning in Lithography and DFM
Tetsuaki Matsunawa (Toshiba Memory) VLD2017-50 DC2017-56		  [more] VLD2017-50 DC2017-56
p.131
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
13:00		 Kumamoto Kumamoto-Kenminkouryukan Parea A Low-Voltage Operation Self-Calibration Hysteresis Comparator
Takumi Saito, Satoshi Komatsu (TDU) CPM2017-80 ICD2017-39 IE2017-65		 A Low-supply voltage operation and Self-Calibration Hysteresis comparator was proposed. The comparator contains PMOS inp... [more] CPM2017-80 ICD2017-39 IE2017-65
pp.3-7
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
13:25		 Kumamoto Kumamoto-Kenminkouryukan Parea Real chip evaluation of a low-power overhead body bias controller
Hayate Okuhara, Akram BenAhmed, Hideharu Amano (Keio Univ.) CPM2017-81 ICD2017-40 IE2017-66		  [more] CPM2017-81 ICD2017-40 IE2017-66
pp.9-14
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
13:50		 Kumamoto Kumamoto-Kenminkouryukan Parea Low Voltage Operation Boost Converter for ReRAM/NAND Flash Memory Hybrid SSD
Kenta Suzuki, Kota Tsurumi, Ken Takeuchi (Chuo Univ.) CPM2017-82 ICD2017-41 IE2017-67		  [more] CPM2017-82 ICD2017-41 IE2017-67
pp.15-20
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
13:00		 Kumamoto Kumamoto-Kenminkouryukan Parea Calculation method of exponential function on FPGAs using high-radix STL method
Yasufumi Fujiwara, Kazuyoshi Takagi, Naofumi Takagi (Kyoto Univ.) RECONF2017-46		 We propose the calculation method of double precision floating point exponential function for FPGA with correct rounding... [more] RECONF2017-46
pp.55-59
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2017-11-07
13:25		 Kumamoto Kumamoto-Kenminkouryukan Parea RECONF2017-47  [more] RECONF2017-47
pp.61-66
 Results 21 - 40 of 69 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan