IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on VLSI Design Technologies (VLD)  (Searched in: 2017)

Search Results: Keywords 'from:2018-02-28 to:2018-02-28'
[Go to Official VLD Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 41 - 41 of 41 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, HWS
(Joint)		 2018-03-02
14:55		 Okinawa Okinawa Seinen Kaikan Machine Learning Attack Using Selectable Challenge Set for Feed-Forward PUF
Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2017-128		 The dreadful of machine learning attack for physical unclonable functions (PUFs) has been reported. Therefore, PUFs with... [more] VLD2017-128
pp.237-242
 Results 41 - 41 of 41 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan