| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
Technical Committee on Hardware Security (HWS) (Searched in: 2018)
Search Results: Keywords 'from:2019-02-27 to:2019-02-27'
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| HWS, VLD | 2019-02-28 13:30 |
Okinawa | Okinawa Ken Seinen Kaikan | Selection of Gaussian Mixture Reduction Methods Using Machine Learning Haruki Kazama, Shuji Tsukiyama (Chuo Univ.)  VLD2018-113 HWS2018-76 |
Gaussian mixture model is a useful distribution for statistical methods such as statistical static timing analysis, but ... [more] | VLD2018-113 HWS2018-76 pp.121-126 |
| HWS, VLD | 2019-02-28 13:55 |
Okinawa | Okinawa Ken Seinen Kaikan | Model Compression for ECG Signals Outlier Detection Hardware trained by Sparse Robust Deep Autoencoder Naoto Soga, Shimpei Sato, Hiroki Nakahara (Titech) VLD2018-114 HWS2018-77 |
In recent years, portable electrocardiographs and wearable devices have begun to spread so that electrocar- diogram (ECG... [more] | VLD2018-114 HWS2018-77 pp.127-132 |
| HWS, VLD | 2019-02-28 14:30 |
Okinawa | Okinawa Ken Seinen Kaikan | [Memorial Lecture]
Towards Practical Homomorphic Email Filtering: A Hardware-Accelerated Secure Naive Bayesian Filter Song Bian, Masayuki Hiromoto, Takashi Sato (Kyoto Univ.) VLD2018-115 HWS2018-78 |
[more] | VLD2018-115 HWS2018-78 pp.133-138 |
| HWS, VLD | 2019-02-28 14:55 |
Okinawa | Okinawa Ken Seinen Kaikan | [Memorial Lecture]
Methods for Reducing Power and Area of BDD-based Optical Logic Circuits Ryosuke Matsuo, Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera (Kyoto Univ.), Akihiko Shinya, Masaya Notomi (NTT) VLD2018-116 HWS2018-79 |
[more] | VLD2018-116 HWS2018-79 pp.139-144 |
| HWS, VLD | 2019-02-28 15:20 |
Okinawa | Okinawa Ken Seinen Kaikan | A SPICE Model Parameter Extraction Environment Using Automatic Differentiation Aoi Ueda (NNCT), Michihiro Shintani (NAIST), Hiroshi Iwata, Ken'ichi Yamaguchi (NNCT), Michiko Inoue (NAIST) VLD2018-117 HWS2018-80 |
Accuracy of circuit simulation highly relys on two techniques: compact modeling and parameter extraction. As increasing ... [more] | VLD2018-117 HWS2018-80 pp.145-150 |
| HWS, VLD | 2019-02-28 15:45 |
Okinawa | Okinawa Ken Seinen Kaikan | An Algorithm to Determine Circuit Model Parameters for Electric Double-Layer Capacitor Naoki Kosaka, Shuji Tsukiyama (Chuo Univ.), Kenichi Noto, Takuji Okumura (Komatsu Ltd.) VLD2018-118 HWS2018-81 |
EDLCs (electric double-layer capacitors) have been used in various applications due to high power density and durability... [more] | VLD2018-118 HWS2018-81 pp.151-156 |
| HWS, VLD | 2019-02-28 16:20 |
Okinawa | Okinawa Ken Seinen Kaikan | Design of High-Speed Gaussian Sampler Using Micciancio-Walter Algorithm Keitaro Koga (UTokyo), Hiromitsu Awano (Osaka Univ.), Makoto Ikeda (UTokyo) VLD2018-119 HWS2018-82 |
[more] | VLD2018-119 HWS2018-82 pp.157-162 |
| HWS, VLD | 2019-02-28 16:45 |
Okinawa | Okinawa Ken Seinen Kaikan | Fundamental Study on Individual Identification Method of Electronic Device Using Difference of Radiation Spectrum Caused by Manufacturing/Mounting Variations Shugo Kaji (NAIST), Masahiro kinugawa (NIT), Daisuke Fujimoto (NAIST), Laurent Sauvage, Jean-Luc Danger (Telecom ParisTech), Yu-ichi Hayashi (NAIST) VLD2018-120 HWS2018-83 |
There is a possibility that electronic devices which contain counterfeited/cloned ICs or electronic components cause ser... [more] | VLD2018-120 HWS2018-83 pp.163-167 |
| HWS, VLD | 2019-02-28 17:10 |
Okinawa | Okinawa Ken Seinen Kaikan | Error correction method for PUF utilizing the Pixel Variation in the CMOS Image Sensor Ryota Ishiki, Masayoshi Shirahata (Ritsumeikan Univ.), Shunsuke Okura (Brillnics), Mitsuru Shiozaki, Takaya Kubota (Ritsumeikan Univ.), Kenichiro Ishikawa, Isao Takayanagi (Brillnics), Takeshi Fujino (Ritsumeikan Univ.) VLD2018-121 HWS2018-84 |
(To be available after the conference date) [more] | VLD2018-121 HWS2018-84 pp.169-174 |
| HWS, VLD | 2019-03-01 10:00 |
Okinawa | Okinawa Ken Seinen Kaikan | Synthesis of Full Hardware Implementation of RTOS-Based Systems Yuuki Oosako, Nagisa Ishiura (Kwansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroyuki Kanbara (ASTEM) VLD2018-122 HWS2018-85 |
This paper presents a method of automatically synthesizing a hardware design from a set of source codes for a real-time... [more] |
VLD2018-122 HWS2018-85 pp.175-180 |
| HWS, VLD | 2019-03-01 10:25 |
Okinawa | Okinawa Ken Seinen Kaikan | A Study on Placement Constraints for Asynchronous Circuits with Bundled-data Implementation aimed for FPGAs Tatsuki Otake, Hiroshi Saito (UoA) VLD2018-123 HWS2018-86 |
In this work, we study placement constraints for asynchronous circuits with bundled-data implemen-tation aimed for Field... [more] | VLD2018-123 HWS2018-86 pp.181-186 |
| HWS, VLD | 2019-03-01 10:50 |
Okinawa | Okinawa Ken Seinen Kaikan | Reinforcing Generation of Instruction Sequences in Random Testing of Android Virtual Machine Ryotaro Shimizu, Nagisa Ishiura (Kwansei Gakuin Univ.) VLD2018-124 HWS2018-87 |
This article presents a method of reinforcing generation of instruction sequences in random testing of the Android virtu... [more] | VLD2018-124 HWS2018-87 pp.187-192 |
| HWS, VLD | 2019-03-01 11:15 |
Okinawa | Okinawa Ken Seinen Kaikan | Synthesis of Distributed Control Circuits for Dynamic Scheduling across Multiple Dataflow Graphs Sayuri Ota, Nagisa Ishiura (Kwansei Gakuin Univ.) VLD2018-125 HWS2018-88 |
This article presents a method for synthesizing circuits with distributed control from CDFGs (control data flow graphs).... [more] | VLD2018-125 HWS2018-88 pp.193-198 |
| HWS, VLD | 2019-03-01 12:40 |
Okinawa | Okinawa Ken Seinen Kaikan | On evaluation of an efficient SAT attack algorithm for logic encryption Yusuke Matsunaga (Kyushu Univ.), Masayoshi Yoshimura (Kyoto Sangyou Univ.) VLD2018-126 HWS2018-89 |
[more] | VLD2018-126 HWS2018-89 pp.199-204 |
| HWS, VLD | 2019-03-01 13:05 |
Okinawa | Okinawa Ken Seinen Kaikan | A Study on Quantized HOG Calculation suitable for Hardware Implementation Yusuke Sekiguchi, Yoichi Tomioka, Junji Kitamichi (UoA.) VLD2018-127 HWS2018-90 |
[more] | VLD2018-127 HWS2018-90 pp.205-210 |
| HWS, VLD | 2019-03-01 13:30 |
Okinawa | Okinawa Ken Seinen Kaikan | Energy-Efficient, Small-Scale Multicore Processor towards IoT Edge Computing Sayuri Onagi, Kaoru Saso, Yuko Hara-Azumi (Tokyo Tech.) VLD2018-128 HWS2018-91 |
(To be available after the conference date) [more] | VLD2018-128 HWS2018-91 pp.211-216 |
| HWS, VLD | 2019-03-01 13:55 |
Okinawa | Okinawa Ken Seinen Kaikan | Embedded Systems Designs Using Approximate Computing for Data Clustering Acceleartion Shun Kimijima, Fransiscus Marcel Satria, Yuko Hara-Azumi (Tokyo Tech.) VLD2018-129 HWS2018-92 |
(To be available after the conference date) [more] | VLD2018-129 HWS2018-92 pp.217-222 |
| HWS, VLD | 2019-03-01 14:30 |
Okinawa | Okinawa Ken Seinen Kaikan | Integrated Circuit Design and Evaluation of Chip-Package-Board Interactive PUF Based on Wireless Chaos Oscillation Masanori Takahashi, Makoto Nagata, Noriyuki Miura (Kobe Univ.) VLD2018-130 HWS2018-93 |
We proposed chip-package-board interactive PUF using chaos oscillation that is compatible with wireless coupling as a co... [more] | VLD2018-130 HWS2018-93 pp.223-224 |
| HWS, VLD | 2019-03-01 14:55 |
Okinawa | Okinawa Ken Seinen Kaikan | Performance and Security Evaluation of Ring Oscillator PUF Implemented on ASIC Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2018-131 HWS2018-94 |
This study evaluates the performance and the security of ring oscillator physical unclonable function (RO PUF) implement... [more] | VLD2018-131 HWS2018-94 pp.225-230 |
| HWS, VLD | 2019-03-01 15:20 |
Okinawa | Okinawa Ken Seinen Kaikan | An Attack with Linear Model Against Improved Arbiter PUF Susumu Matsumi, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2018-132 HWS2018-95 |
Imitations of electronic parts are distributed to the market, which is a serious problem. PUFs have attracted attention ... [more] | VLD2018-132 HWS2018-95 pp.231-236 |
[Return to Top Page]