IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-23
15:45		 Kanagawa Hiyoshi Campus, Keio Univ. Distributed Handshake-Join Processing for Stream Data on Multiple FPGA Nodes
Kousuke Tada, Naoto Kawahara, Masato Yoshimi, Celimuge, Wu., Tsutomu Yoshinaga (UEC) VLD2016-76 CPSY2016-112 RECONF2016-57		 This paper proposes an FPGA-based Handshake join acceleration using multiple-FPGA boards.
The proposed multi-node exten... [more]		 VLD2016-76 CPSY2016-112 RECONF2016-57
pp.37-42
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]		 2016-03-25
14:30		 Nagasaki Fukue Bunka Hall/Rodou Fukushi Center Design Evaluation of Low-Latency Handshake Join on FPGA
Masato Yoshimi, Yasin Oge, Celimuge Wu, Tsutomu Yoshinaga (UEC) CPSY2015-155 DC2015-109		 This work revisits the processing of sliding-window joins on FPGAs. In this paper, we propose an FPGA-based implementati... [more] CPSY2015-155 DC2015-109
pp.253-258
RECONF 2013-09-18
15:30		 Ishikawa Japan Advanced Institute of Science and Technology An Implementation of High Performance Stream Processing on a Reconfigurable Hardware
Eric Shun Fukuda (Hokkaido Univ.), Hideyuki Kawashima (Univ. of Tsukuba), Hiroaki Inoue (NEC), Taro Fujii, Koichiro Furuta (Renesas Electronics), Tetsuya Asai, Masato Motomura (Hokkaido Univ.) RECONF2013-21		 Stream processing is one of the applications that reconfigurable hardware can be highly effective. In this paper, we giv... [more] RECONF2013-21
pp.7-12
IN 2013-06-20
14:25		 Fukui University of Fukui, Bunkyo Campus, Memorial Academy Hall Writing Window Join Processor in C
Eric Shun Fukuda (Hokkaido Univ.), Hideyuki Kawashima (Univ. of Tsukuba), Hiroaki Inoue (NEC), Tetsuya Asai, Masato Motomura (Hokkaido Univ.) IN2013-26		 In the past, there has always been a wide gap between the skills for designing software and hardware. Now that reconfigu... [more] IN2013-26
pp.7-12
RECONF, VLD, CPSY, IPSJ-SLDM [detail] 2011-01-18
15:30		 Kanagawa Keio Univ (Hiyoshi Campus) A Consideration of Window Join Operator over Data Streams by using FPGA
Yuta Terada, Takefumi Miyoshi (UEC), Hideyuki Kawashima (Univ. Tsukuba), Tsutomu Yoshinaga (UEC) VLD2010-111 CPSY2010-66 RECONF2010-80		 An implementation technique of window join operator by using FPGA is studied in order to improve the performance. Window... [more] VLD2010-111 CPSY2010-66 RECONF2010-80
pp.181-186
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan