IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-16
09:55		 Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)		 MTJ-PUF with Input Decoder and Evaluation of Machine Learning Resistance
Takumi Kikuchi, Kimiyoshi Usami (SIT) VLD2023-44 ICD2023-52 DC2023-51 RECONF2023-47		 Physically Unclonable Function (PUF), one of the LSI individual authentication techniques, is vulnerable to machine lear... [more] VLD2023-44 ICD2023-52 DC2023-51 RECONF2023-47
pp.82-87
SIP 2022-08-26
15:33		 Okinawa Nobumoto Ohama Memorial Hall (Ishigaki Island)
(Primary: On-site, Secondary: Online)		 Locally-Structured Unitary Network to Capture Tangent Spaces of Manifold
Godage Yasas, Shogo Muramatsu (Niigata Univ.) SIP2022-75		 This work proposes a unique linear transform, locally-structured unitary network (LSUN), that captures tangent spaces of... [more] SIP2022-75
pp.129-133
SDM 2013-11-14
10:50		 Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] 2013 SISPAD Review -- Workshop 1 --
Masashi Uematsu (Keio Univ.) SDM2013-100		 A workshop entitled "Modeling of Reliability and Degradation of Nanoelectronic Devices" was held on September 2, 2013 in... [more] SDM2013-100
pp.5-8
VLD 2009-03-13
11:05		 Okinawa   Correlation Verification between Transistor Variability Model with Body Biasing and Ring Oscillation Frequency in Subthreshold Circuits
Hiroshi Fuketa, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye (Osaka Univ./JST-CREST) VLD2008-160		 This paper presents modeling of manufacturing variability and
body bias effect for subthreshold circuits
based on mea... [more]		 VLD2008-160
pp.201-206
SP, NLC 2008-12-09
13:10		 Tokyo Waseda Univ. [Invited Talk] Cognitive competence required for spoken language performance and computational competence realized by spoken language engineering
Nobuaki Minematsu (Univ. of Tokyo) NLC2008-29 SP2008-84		 The performance and flexibility of speech recognition and synthesis technologies have been remarkably enhanced by introd... [more] NLC2008-29 SP2008-84
pp.31-36
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC
(Joint) [detail]		 2007-11-22
09:50		 Fukuoka Kitakyushu International Conference Center A Study of Grid-Based Modeling of Spatially Correlated Manufacturing Variability for SSTA
Shinyu Ninomiya, Masanori Hashimoto (Osaka Univ.) VLD2007-91 DC2007-46		 A variability model considering spatial correlations is necessary for
statistical static timing analysis which treats m... [more]		 VLD2007-91 DC2007-46
pp.13-17
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan