IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 40 of 124 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
MSS, CAS, IPSJ-AL [detail] 2018-11-12
14:50
Shizuoka   Simultaneous aging evaluation of multiple live line AC/DC converters
Fumihiko Ishiyama, Yohei Toriumi (NTT) CAS2018-62 MSS2018-38
We are investigating countermeasure technique against electromagnetic noise by investigating our own method. We applied ... [more] CAS2018-62 MSS2018-38
pp.25-30
CAS, SIP, MSS, VLD 2018-06-15
14:40
Hokkaido Hokkaido Univ. (Frontier Research in Applied Sciences Build.) Aging evaluation of live line AC/DC converters
Fumihiko Ishiyama, Yohei Toriumi (NTT) CAS2018-28 VLD2018-31 SIP2018-48 MSS2018-28
We are investigating countermeasure technique against electro-magnetic noise by investigating our own method based on th... [more] CAS2018-28 VLD2018-31 SIP2018-48 MSS2018-28
pp.143-148
VLD, IPSJ-SLDM 2018-05-16
15:00
Fukuoka Kitakyushu International Conference Center Non-volatile Power Gating for Data Cache with Dynamic Line-selection
Sosuke Akiba, Kimiyoshi Usami (SIT) VLD2018-2
In the whole of CPU, the proportion of energy consumption of the cache is increasing. Non-volatile Power Gating(NVPG) is... [more] VLD2018-2
pp.19-24
VLD, HWS
(Joint)
2018-03-02
10:30
Okinawa Okinawa Seinen Kaikan Implementation of Reconfigurable Accelerator Cool Mega-Array Using MTJ-based Nonvolatile Flip-Flop Enabling to Verify Stored Data
Junya Akaike, Kimiyoshi Usami, Masaru Kudo (SIT), Hideharu Amano, Takeharu Ikezoe (Keio Univ.), Keizo Hiraga, Yusuke Shuto, Kojiro Yagami (Sony SS) VLD2017-122
As a method of reducing the power consumption of the flip-flop circuit, there is a nonvolatile flip-flop (NVFF) that ena... [more] VLD2017-122
pp.199-204
US 2018-02-19
14:30
Tokyo   Ultrasound Channel for Intra-Corporeal Telemetry
Seiji Matsumoto, Yasuhito Takeuchi (Asahikawa Med. Uni.) US2017-115
When trying to sense and transmit intra-corporeal biological signal(s), unpowered passive telemetry is known solution fo... [more] US2017-115
pp.19-23
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2017-11-07
14:55
Kumamoto Kumamoto-Kenminkouryukan Parea Simulation Techniques for EMC Compliant Design of Automotive IC Chips and Modules
Akihiro Tsukioka, Makoto Nagata, Kohki Taniguchi, Daisuke Fujimoto (Kobe Univ.), Rieko Akimoto, Takao Egami, Kenji Niinomi, Takeshi Yuhara, Sachio Hayashi (TOSHIBA), Rob Mathews, Karthik Srinivasan, Ying-Shiun Li, Norman Chang (ANSYS) CPM2017-84 ICD2017-43 IE2017-69
In recent years, electromagnetic compatibility (EMC) becomes a major concern among IC chips. EMC is characterized in two... [more] CPM2017-84 ICD2017-43 IE2017-69
pp.27-32
EE, WPT
(Joint)
2017-10-17
10:20
Miyagi Tohoku Univ. Basic Study of Self-convergent Beam Formation by a Both-sides Retrodirective System
Takayuki Matsumuro (Ryukoku Univ.), Yohei Ishikawa (Kyoto Univ.), Masashi Yanagase (Murata Co., Ltd.), Naoki Shinohara (Kyoto Univ.) WPT2017-38
We propose a new wireless power transmission system applying retrodirective scheme reradiating microwave in the arrival ... [more] WPT2017-38
pp.13-16
SCE 2017-04-21
10:25
Tokyo Kikai-Shinko-Kaikan Bldg. Design of Power Divider For AQFP logic
Yuge Xing, Naoki Takeuchi, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama Nat. Univ.) SCE2017-2
We have been investigating adiabatic-quantum-flux-parametron (AQFP) logic as an ultra-low power logic circuit with zero ... [more] SCE2017-2
pp.7-11
ICD 2017-04-21
09:35
Tokyo   [Invited Lecture] Architectures and energy performance of nonvolatile SRAM for core-level nonvolatile power-gating
Daiki Kitagata, Yusuke Shuto, Shuu'ichirou Yamamoto, Satoshi Sugahara (Tokyo Inst. of Tech.) ICD2017-10
Architectures and energy performance of nonvolatile SRAM (NV-SRAM) are demonstrated for nonvolatile power-gating (NVPG) ... [more] ICD2017-10
pp.51-56
NS, IN
(Joint)
2017-03-03
13:40
Okinawa OKINAWA ZANPAMISAKI ROYAL HOTEL Estimation Scheme of Path Utilization to Delay Segment Transmission and Increase Window size for Energy-aware TCP
Akihiko Noda, Kenji Kawahara (KIT) IN2016-148
In recent years,the amount of power consumption by network equipments is rapidly increasing with the growth of Internet,... [more] IN2016-148
pp.305-310
VLD 2017-03-01
14:00
Okinawa Okinawa Seinen Kaikan Fine-Grain Power Gating of MTJ-based Non-volatile Cache and Dynamic Selection Control for Storing Cache Lines
Shota Enokido, Kimiyoshi Usami (SIT) VLD2016-102
Non-volatile Power Gating(NVPG) is a technique to power gate memory elements to reduce leakage power while keeping the s... [more] VLD2016-102
pp.1-6
VLD 2017-03-01
14:25
Okinawa Okinawa Seinen Kaikan A Nonvolatile Flip-Flop Circuit with a Split Store/Restore Architecture for Power Gating
Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2016-103
This paper describes a nonvolatile Flip-Flop (NVFF) circuit to implement Nonvolatile Power Gating. We proposed a new NVF... [more] VLD2016-103
pp.7-12
VLD 2017-03-02
09:50
Okinawa Okinawa Seinen Kaikan Reliability enhancement of Hierarchical data reading circuit of Wafer scale mask ROM
Takaaki Yokoyama, Ochi Hiroyuki (Ritsumeikan Univ) VLD2016-110
In the national libraries of developed countries, there is a demand to store large amounts of data in a digital form ove... [more] VLD2016-110
pp.49-54
CAS, ICTSSL 2017-01-27
11:30
Tokyo Kikai-Shinko-Kaikan Bldg. Characterizing and modeling of switching power supply noise
Fumihiko Ishiyama, Farhan Mahmood, Yuichiro Okugawa, Kazuhiro Takaya (NTT) CAS2016-104 ICTSSL2016-58
We are investigating methods of countermeasure against electric noise on telecommunication lines and on power lines. Swi... [more] CAS2016-104 ICTSSL2016-58
pp.127-132
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-25
10:15
Kanagawa Hiyoshi Campus, Keio Univ. MTJ-based Nonvolatile Flip-Flop Circuit Enabling to Verify Stored Data
Junya Akaike, Kimiyoshi Usami (SIT) VLD2016-97 CPSY2016-133 RECONF2016-78
With the spread of portable devices in recent year, products with high performance and low power consumption are require... [more] VLD2016-97 CPSY2016-133 RECONF2016-78
pp.175-180
IE, CS, IPSJ-AVM, ITE-BCT [detail] 2016-12-09
10:25
Ishikawa   A Study on PON-ONU Power Saving Scheme with Simulated ONU/OLT Model using Open vSwitch
Ryoma Matsubara, Kazuki Nakagaito, Kazuyoshi Oshima (Osaka Inst. Tech.) CS2016-57 IE2016-93
A PON-ONU power saving scheme is one of the most important problems for the widely introduced FTTH infrastructures. We h... [more] CS2016-57 IE2016-93
pp.71-74
HCGSYMPO
(2nd)
2016-12-07
- 2016-12-09
Kochi Kochi City Culture Plaza (CUL-PORT) Development of Human Power Generation System for Steady Use by Linking Information Technology
Tatsuki Ebihara, Kazuya Yashiro, Shigenori Ioroi, Hiroshi Tanaka (KAIT)
There has been a growing awareness of the need to consider calories consumption and health in order to ensure wellbeing ... [more]
SIP 2016-08-25
14:20
Chiba Chiba Institute of Technology, Tsudanuma Campus Time-variant pole analysis for characterizing noise of switching power supplies
Fumihiko Ishiyama, Yasunao Suzuki, Yuichiro Okugawa, Kazuhiro Takaya (NTT) SIP2016-74
We are investigating methods of countermeasure against electric noise on telecommunication lines and on power lines. Swi... [more] SIP2016-74
pp.11-16
VLD, CAS, MSS, SIP 2016-06-17
09:30
Aomori Hirosaki Shiritsu Kanko-kan Line selection to reduce store-energy in MTJ-based non-volatile caches
Takamasa Fukasawa, Kimiyoshi Usami (SIT) CAS2016-18 VLD2016-24 SIP2016-52 MSS2016-18
There is a technique of power gating for reducing the energy consumption of the cache. The technique is a combination of... [more] CAS2016-18 VLD2016-24 SIP2016-52 MSS2016-18
pp.97-102
VLD, CAS, MSS, SIP 2016-06-17
09:50
Aomori Hirosaki Shiritsu Kanko-kan Design and Evaluation of MTJ-based Standard Cell Memory
Junya Akaike, Masaru Kudo, Kimiyoshi Usami (SIT) CAS2016-19 VLD2016-25 SIP2016-53 MSS2016-19
With the spread of portable devices, products with high performance and long battery life are required. In this paper, w... [more] CAS2016-19 VLD2016-25 SIP2016-53 MSS2016-19
pp.103-108
 Results 21 - 40 of 124 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan