IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 30 of 30 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RCS, SIP 2010-01-21
15:00
Fukuoka Kyushu Univ. An FFT Based Full-Search Block-Matching Algorithm Using an Overlap-Save Method
Hidetake Sasaki, Zhen Li, Hitoshi Kiya (Tokyo Metro. Univ.) SIP2009-85 RCS2009-219
One category in fast full-search block matching algorithms (BMAs) is based on the fast Fourier transformation (FFT). For... [more] SIP2009-85 RCS2009-219
pp.71-76
IE, ITS, ITE-HI, ITE-ME, ITE-AIT 2009-02-04
13:00
Hokkaido Graduate School of Information Science and Technology Hokkaido Univ A FFT based Fast Algorithm for Full Search Block Matching with Sum of Squared Difference Criterion
Zhen Li, Atsushi Uemura, Hitoshi Kiya (Tokyo Metropolitan Univ.) ITS2008-38 IE2008-208
In this paper, we propose a FFT based full search BMA(block matching algorithm) with SSD(sum of squared difference) crit... [more] ITS2008-38 IE2008-208
pp.25-30
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2008-11-18
13:25
Fukuoka Kitakyushu Science and Research Park An Adaptive Pattern Recognition hardware with On-chip Dynamic and Partial Reconfiguration
Hiroyuki Kawai, Yoshiki Yamaguchi, Moritoshi Yasunaga (Tsukuba Univ.), Kyrre Glette, Jim Toressen (Oslo Univ.) RECONF2008-50
A pattern recognition system that can process a
large amount of image data at high speed is required
in many fields. I... [more]
RECONF2008-50
pp.63-68
RCS, AN, MoNA, SR, WBS
(Joint)
2008-03-07
11:20
Kanagawa YRP Reliable Transmission of PAPR Reduction Patterns for MIMO-OFDM and its FPGA On-Board System Simulator
Shogo Hagiwara, Satoshi Suyama, Hiroshi Suzuki, Kazuhiko Fukawa (Tokyo Inst. of Tech.) RCS2007-237
A $2 \times 2$ MIMO-OFDM transmission simulator employing subcarrier block phase hopping (SBPH) is implemented in FPGA l... [more] RCS2007-237
pp.305-310
NS, ICM, CQ
(Joint)
2007-11-15
16:25
Fukuoka Institute of System LSI Design Industry, Fukuoka [Encouragement Talk] An evaluation of transition pattern of payload legnth for network application identification
Shinnosuke Yagi, Yuji Waizumi, Hiroshi Tsunoda, Yoshiaki Nemoto (Tohoku Univ.) TM2007-34
Recently, increasing of information leakages caused by illegal use of network applications have been reported. To preven... [more] TM2007-34
pp.1-6
WIT, ITE-CE, ITE-ME [detail] 2007-08-03
13:30
Tokyo Ochanomizu Univ. Proposal of Body-Braille by New Mode of Vibration
Satoshi Ohtsuka (Gunma Coll. of Tech.), Nobuyuki Sasaki (Tsukuba Univ. of Tech.), Sadao Hasegawa (Japan Braille Lib.), Tetsumi Harakawa (Maebashi Inst. of Tech.) WIT2007-17
We have been developing “Body-Braille” which presents Braille data using 6 micro vibrators on the surface of the any par... [more] WIT2007-17
pp.7-12
ICD, CPM 2007-01-19
11:45
Tokyo Kika-Shinko-Kaikan Bldg. SoC macro-block diagnosis using extracted layout information
Katsuyoshi Miura, Koji Nakamae (Osaka Univ.)
A SoC macro-block diagnostic method using a netlist extracted from layout data is proposed. A hard IP core that does no... [more] CPM2006-147 ICD2006-189
pp.103-108
ICD, SIP, IE, IPSJ-SLDM 2006-10-26
11:30
Miyagi   Super parallel SIMD processor with CAM based high-speed pattern matching capability
Yutaka Kono, Takeshi Kumaki, Masakatsu Ishizaki, Masaharu Tagami, Tetsushi Koide, Hans Juergen Mattausch (Hiroshima Univ.), Takayuki Gyohten, Hideyuki Noda, Yasuto Kuroda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito (Renesas)
A super parallel SIMD processor has been developed for handling the increasing amount of
multimedia data efficiently. ... [more]
SIP2006-90 ICD2006-116 IE2006-68
pp.39-44
IT 2006-07-28
13:55
Chiba Univ. of Tokyo An Improvement to an Iterative Erasure and Error Decoding Algorithm for Non-binary Block Codes
Toshiaki Abe, Hitoshi Tokushige (Univ. of Tokushima), Marc Fossorier (Univ. of Hawaii), Tadao Kasami (NAIST)
This paper considers an iterative decoding algorithm for non-binary block codes in which erasure and error decoding is p... [more] IT2006-38
pp.19-23
RCS, NS
(Joint)
2006-07-19
13:40
Hokkaido Hokkaido Univ. MIMO-OFDM Transmission Employing Subcarrier-Block Phase Hopping for PAPR Reduction
Yusuke Ishida, Satoshi Suyama, Hiroshi Suzuki, Kazuhiko Fukawa (Tokyo Inst. Tech.) RCS2006-66
This report proposes subcarrier-block phase hopping applied to the MIMO-OFDM transmission that employs the subcarrier ph... [more] RCS2006-66
pp.43-48
 Results 21 - 30 of 30 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan