IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 40 of 49 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC, CPSY
(Joint)
2012-08-02
17:00
Tottori Torigin Bunka Kaikan An Optimal Parallel Prefix-sums Algorithm on the Memory Machine Models for GPUs
Koji Nakano (Hiroshima Univ.) CPSY2012-15
The main contribution of this paper is to show optimal algorithms
computing the sum and the prefix-sums on two memory m... [more]
CPSY2012-15
pp.37-42
DC, CPSY
(Joint)
2012-08-03
11:45
Tottori Torigin Bunka Kaikan A Discussion for Acceleration of Ray Tracing Algorithms for Lighting Simulation on Several Parallel Computing Environments
Yuki Kurano, Masato Yoshimi, Mitsunori Miki, Tomoyuki Hiroyasu (Doshisha Univ.) CPSY2012-23
 [more] CPSY2012-23
pp.85-90
CAS, CS, SIP 2012-03-08
10:55
Niigata The University of Niigata Adaptive proximal forward-backward splitting applied to Huber loss function for sparse system identification under impulsive noise
Takayuki Yamamoto, Masao Yamagishi, Isao Yamada (Tokyo Inst. of Tech.) CAS2011-110 SIP2011-130 CS2011-102
In this paper, we propose a robust sparsity-aware adaptive filtering algorithm under impulsive noise environment,
by u... [more]
CAS2011-110 SIP2011-130 CS2011-102
pp.19-23
NC 2011-10-20
16:20
Fukuoka Ohashi Campus, Kyushu Univ. Real-time 8-directional motion detection and aperture-problem identification by GPU implementation of V1 cell model
Akitoshi Hanazawa (Kyutech) NC2011-70
We attempted real-time implementation of spatiotemporal energy model by parallel image processing on GPU (Graphic Proces... [more] NC2011-70
pp.149-154
COMP, IPSJ-AL 2011-09-06
14:50
Hokkaido Hakodate City Central Library Extended Pseudo-tree Pattern Matching with labels of strings
Hiroaki Yamamoto (Shinshu Univ.), Takashi Miyazaki (Nagano NCT) COMP2011-25
Given two unordered labeled trees P and T , the tree pattern matching problem for unordered labeled trees is to find all... [more] COMP2011-25
pp.53-60
CPSY, DC
(Joint)
2010-08-03
- 2010-08-05
Ishikawa Kanazawa Cultural Hall Design and Performance Evaluation of the Parallel Model Checking Algorithm SCC-OWCTY using Strongly Connected Components
Toshiki Kawabata, Fumiyoshi Kobayashi, Kazunori Ueda (Waseda Univ.) DC2010-16
Model checking is an automated verification method based on exhaustivesearch.LTL model checking is reduced to the search... [more] DC2010-16
pp.13-18
CAS, MSS, VLD, SIP 2010-06-21
10:15
Hokkaido Kitami Institute of Technology On broadcast algorithms for Parallel Distributed Systems
Takaaki Kojima, Hiroshi Tamura (Niigata Inst. of Tech.), Masakazu Sengoku (Niigata Univ.), Shoji Shinoda (Chuo Univ.) CAS2010-4 VLD2010-14 SIP2010-25 CST2010-4
Parallel distributed systems are studied many researchers. There is important processing in parallel distributed systems... [more] CAS2010-4 VLD2010-14 SIP2010-25 CST2010-4
pp.19-24
MSS, CAS 2009-11-27
14:50
Aichi Nagoya University Experimental Evaluation of Asynchronous Genetic Algorithms on Line Topology
Hayato Miyagi, Morikazu Nakamura (Univ. of the Ryukyus) CAS2009-58 CST2009-31
 [more] CAS2009-58 CST2009-31
pp.77-81
CAS, NLP 2009-09-24
13:00
Hiroshima Hiroshima Univ. Higashi Senda Campus A Reducing Method for Electromagnetic Interference on Electronic Control Unit by Optimization System with Parallel Processing
Yuji Okazaki (Shizuoka Univ.), Takanori Uno (DENSO), Hideki Asai (Shizuoka Univ.) CAS2009-28 NLP2009-64
With the progress of integrated circuit technologies, high-speed and high density electronic devices have been designed ... [more] CAS2009-28 NLP2009-64
pp.25-30
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-06
13:00
Niigata Sado Island Integrated Development Center Memory Efficient Pixel-parallel Hough Transform Circuit Using Collision-free Voting Memory Access
Masayuki Goto, Kazuhiro Nakamura, Kazuyoshi Takagi, Naofumi Takagi (Nagoya Univ.) CPSY2008-101 DC2008-92
The Hough transform in computer vision algorithms is a method which detects lines from an image and
is used in embedde... [more]
CPSY2008-101 DC2008-92
pp.79-84
MSS 2009-01-29
17:50
Kanagawa Kanagawa Industrial Promotion Center A Parallel Evolutionary Tree-base Method on Line Topologies for Multiple Alignment Problems
Hidehito Katsumi, Morikazu Nakamura, Takeo Okazaki (Univ. of the Ryukyus) CST2008-51
The authors proposed a new mulitiple-aliginment algorithm, called evolutionary tree-base method, in which suitable guide... [more] CST2008-51
pp.57-60
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2008-11-18
10:55
Fukuoka Kitakyushu Science and Research Park Evaluation of Hardware Algorithms on a Circuit Model Considering Wire Delay
Tetsuya Nagase, Kazuyoshi Takagi, Naofumi Takagi (Nagoya Univ.) VLD2008-77 DC2008-45
In the design of integrated circuits, it is important to design or choose algorithms according to the requirements such ... [more] VLD2008-77 DC2008-45
pp.103-108
ISEC, SITE, IPSJ-CSEC 2008-07-25
09:55
Fukuoka Fukuoka Institute of System LSI Design Industry Architecture Optimization of a Group Signature Circuit
Sumio Morioka, Toshinori Araki, Toshiyuki Isshiki, Satoshi Obana, Kazue Sako, Isamu Teranishi (NEC)
Group signature scheme is one of the most active research area in recent cryptographic algorithms/applications. Typical... [more] ISEC2008-40
pp.37-44
MSS 2008-06-02
10:40
Aichi Nagoyo University, Noyori Conference Hall Experimental Evaluation of Parallel Genetic Algorithms based on Tree topologies
Hayato Miyagi, Morikazu Nakamura (Univ. of the Ryukyus) CST2008-1
This paper presents some results of experimental evaluation on the fitness varieties in parallel genetic algorithms base... [more] CST2008-1
pp.1-6
COMP 2007-12-14
14:50
Hiroshima Hiroshima University Evaluation of Hardware Algorithm Considering Wire Delay
Tetsuya Nagase, Kazuyoshi Takagi, Naofumi Takagi (Nagoya Univ.) COMP2007-51
Computation time of hardware algorithms has been evaluated with the number of levels of the combinational circuit model.... [more] COMP2007-51
pp.23-28
MSS, CAS 2007-11-30
13:00
Niigata Niigata University Cooperative Searching on Parallel Particle Swarm Optimization
Koyo Namihira, Morikazu Nakamura (Univ. of the Ryukyus) CAS2007-77 CST2007-28
This paper proposes a cooperative processing in parallel Particle Swarm Optimization (PSO). The proposed technique is ba... [more] CAS2007-77 CST2007-28
pp.21-26
CPSY 2007-10-25
13:40
Kumamoto Kumamoto University The program development method of the massively parallel processor based on the matrix architecture.
Hiroyuki Yamasaki, Katsuya Mizumoto, Hideyuki Noda, Tetsu Nishijima, Kanako Yoshida, Takeaki Sugimura, Takashi Kurafuji, Osamu Yamamoto, Yoshihiro Okuno, Kazutami Arimoto (Renesas) CPSY2007-25
Recently, the installed applications in the digital devices has been remarkably progressed. Considering these background... [more] CPSY2007-25
pp.7-12
CPSY 2007-10-25
15:50
Kumamoto Kumamoto University Acceleration of AES Encryption with CAM-Enhanced Massive-Parallel SIMD Matrix Processor
Masakatsu Ishizaki, Takeshi Kumaki, Masaharu Tagami, Tetsushi Koide, Hans Juergen Mattausch (Hiroshima Univ.), Takayuki Gyohten, Hideyuki Noda, Yoshihiro Okuno, Kazutami Arimoto (Renesas Technology) CPSY2007-28
We have previously reported that the Content Addressable Memory (CAM)-enhanced massive-parallel Single Instruction Multi... [more] CPSY2007-28
pp.25-30
CAS 2007-01-29
17:15
Ehime Ehime Univ. [Invited Talk] Efficient Problem Solving for Combinatorial Optimization Using FPGAs
Shin'ichi Wakabayashi (Hiroshima City Univ.)
With the rapid advancde of FPGA technologies, an increasing attention has been paid to a new field of FPGA applications,... [more] CAS2006-69
pp.43-48
AP 2006-09-07
13:50
Tokyo Ohhashi Kaikan (Ikejiri-Ohhashi, Tokyo) Calculation method applied GA for multi-mode portable telephone antenna design
Tamami Maruyama, Keizo Cho (NTT Docomo) AP2006-72
Recently, a great deal of diversity has emerged in mobile phone handsets with respect to the design and functionality. S... [more] AP2006-72
pp.19-24
 Results 21 - 40 of 49 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan