IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 16 of 16  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
IN, IA
(Joint)
2022-12-13
15:15
Hiroshima Higashi-Senda campus, Hiroshima Univ.
(Primary: On-site, Secondary: Online)
A Study on Measuring the Message Corruption Detection Capability of AUTOSAR End-to-End Protocol in Controller Area Networks
Taichi Emi, Han Nay Aung, Yasuhiro Yamasaki, Hiroyuki Ohsaki (Kwansei Gakuin Univ.) IA2022-65
In automotive networks such as the Controller Area Network (CAN) and
CAN FD (CAN with Flexible Data Rate), it is esse... [more]
IA2022-65
pp.86-90
HWS 2022-04-26
14:20
Tokyo AIST Tokyo Waterfront (Annex)
(Primary: On-site, Secondary: Online)
A Survey of PSA Functional API
SeongHan Shin, Tomoyuki Ogawa, Ryo Fujita, Mari Itoh, Hirotaka Yoshida (AIST) HWS2022-6
PSA (Platform Security Architecture) Certified is a security certification scheme for IoT hardware, software, and device... [more] HWS2022-6
pp.28-33
NS, ICM, CQ, NV
(Joint)
2020-11-26
15:25
Online Online [Invited Talk] Development of the Edge Computing Platform with Dynamic Modular Architecture and its Application of Cryptography with Advanced Functionality
Hidenobu Watanabe, Tohru Kondo (Hiroshima Univ.), Toshihiro Ohigashi (Tokai Univ.) NS2020-75 CQ2020-47 ICM2020-26
We have developed an edge computing platform that can coordinate with each computing resources of device , edge and clou... [more] NS2020-75 CQ2020-47 ICM2020-26
pp.4-8(NS), pp.4-8(CQ), pp.38-42(ICM)
MBE, NC, NLP, CAS
(Joint) [detail]
2020-10-29
12:05
Online Online Constructing structured data on functional hypotheses of the brain
Mei Sasaki, Naoya Arakawa, Hiroshi Yamakawa (WBAI) NC2020-11
In the recent years, it has become popular in the field of neuroscience to publish experimental data and models as open ... [more] NC2020-11
pp.14-20
SDM, ICD, ITE-IST [detail] 2019-08-09
10:50
Hokkaido Hokkaido Univ., Graduate School /Faculty of Information Science and [Invited Talk] A 28nm 600MHz Automotive Flash Microcontroller with Virtualization-Assisted Processor for Next-Generation Automotive Architecture supporting ISO26262 ASIL-D
Naoto Okumura, Sugako Otani, Norimasa Otsuki, Yasufumi Suzuki, Shohei Maeda, Tomonori Yanagita, Takao Koike, Masao Ito, Minoru Uemura, Yasuhisa Shimazaki, Toshihiro Hattori, Noriaki Sakamoto, Hiroyuki Kondo (Renesas Electronics Corp.) SDM2019-47 ICD2019-12
Along with the rapid progress of automotive Electrical/Electronic(E/E) architecture, further integration of multiple ele... [more] SDM2019-47 ICD2019-12
pp.67-71
SSS 2019-03-26
13:20
Tokyo   High Reliability and Safety Protection Method for Applying Artificial Intelligence to Embedded Systems
Yasuhiro Omori, Akihiko Higuchi, Daisuke Kawakami (Mitsubishi Electric Co.) SSS2018-32
This paper proposes an architecture for embedded systems, which employs machine learning results. The proposed architect... [more] SSS2018-32
pp.3-6
SWIM, SC 2018-08-24
10:45
Tokyo Housei Univ. Trial evaluation on workflow functionality based on Innovation Architecture
Shinji Kikuchi (UoA) SWIM2018-7 SC2018-14
This paper presents the outline of a tentative conclusion of a thought experiment in analyzing workflow functionality. I... [more] SWIM2018-7 SC2018-14
pp.1-7
SITE, EMM, ISEC, ICSS, IPSJ-CSEC, IPSJ-SPT [detail] 2017-07-15
14:15
Tokyo   Zynq-based Coprocessor Development Environment for Cryptography with Advanced Functionality and Its Evaluation
Takanori Miyoshi, Tsutomu Matsumoto (YNU) ISEC2017-37 SITE2017-29 ICSS2017-36 EMM2017-40
Bilinear pairing has a potential to produce a lot of new cryptographic protocols enabling advanced functionalities such ... [more] ISEC2017-37 SITE2017-29 ICSS2017-36 EMM2017-40
pp.275-280
KBSE 2015-03-05
16:40
Tokyo The University of Electro-Communications A Proposal on Evaluating Architecture using Assurance cases with Attributes
Shuichiro Yamamoto (Nagoya Univ.) KBSE2014-59
The NFR framework was used to quantitatively evaluate software architectures. Assurance cases using GSN have not applied... [more] KBSE2014-59
pp.43-48
NC, IPSJ-BIO 2012-06-28
14:40
Okinawa OIST, Okinawa The relationship between local structure of orientation map and orientation selectivity of neurons in monkey V1 examined by 2-photon calcium imaging techniques
Koji Ikezoe, Yoshiya Mori (Osaka Univ.), Kazuo Kitamura (The Univ. of Tokyo), Hiroshi Tamura, Ichiro Fujita (Osaka Univ.) NC2012-11
Neurons in primary visual cortex of monkey are orientation selective with various degrees of strength. They are arranged... [more] NC2012-11
pp.59-64
PN, OCS, NS
(Joint)
2011-06-23
16:20
Wakayama Wakayama University [Special Talk] Technologies for the Future Packet Networks -- Toward the Next Step of the NGN --
Atsushi Hiramatsu (NTT) NS2011-43 OCS2011-19 PN2011-5
NGN realized an integrated-service network by supporting multiple QoS classes required by various multimedia communicati... [more] NS2011-43 OCS2011-19 PN2011-5
pp.1-6(NS), pp.45-50(OCS), pp.23-28(PN)
ICD 2010-12-16
15:10
Tokyo RCAST, Univ. of Tokyo [Poster Presentation] Design of Memory Access Controller for FU Array Accelerator
Shunsuke Shitaoka, Takuya Iwakami, Kazuhiro Yoshimura, Takashi Nakada, Yasuhiko Nakashima (NAIST) ICD2010-114
Our previously proposed FU (functional unit) array accelerator can achieve both high energy-efficiency and binary-compat... [more] ICD2010-114
pp.95-96
SS 2008-10-16
14:20
Yamanashi University of Yamanashi, Kofu Campus Supporting Choice Among Architectural Design Alternatives Using Graph Transformation
Hiroshi Kazato, Motoshi Saeki (Tokyo Tech) SS2008-29
It is difficult to design software architecture keeping traceable from and consistent with non-functional requirements. ... [more] SS2008-29
pp.13-18
VLD, ICD 2008-03-07
09:40
Okinawa TiRuRu Enhancing Multimedia Processing by Wave-Pipelining a Multifunctional Execution Unit
Kazunori Noda, Atuko Yokoyama, Hiroki Takeda, Masa-aki Fukase, Tomoaki Sato (Hirosaki Univ.) VLD2007-157 ICD2007-180
A multimedia mobile processor HCgorilla developed for ubiquitous network was built in Java CPU, cipher logic, and floati... [more] VLD2007-157 ICD2007-180
pp.7-12
ET 2006-05-13
14:30
Tokyo Kikai-Shinko-Kaikan Bldg Learner Adapted and Distributed e-Learning Environment with Web Service
Takeshi Yamamuro (Graduate School of Sophia Univ.), Yasuhisa Tamura (Sophia Univ.)
Architecture of a set of functionally distributed e-learning servers is proposed. Servers automatically exchanges learni... [more] ET2006-8
pp.43-47
VLD, ICD, DC, IPSJ-SLDM 2005-12-02
14:45
Fukuoka Kitakyushu International Conference Center A Logic Simulation using an LUT Cascade Emulator
Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura (KIT)
This paper shows a cycle-based logic simulation method using an LUT cascade emulator.
The LUT cascade emulator is an ar... [more]
VLD2005-85 ICD2005-180 DC2005-62
pp.53-58
 Results 1 - 16 of 16  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan