IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
MSS, CAS, IPSJ-AL [detail] 2016-11-25
12:55		 Hyogo Kobe Institute of Computing Formal Description of Synchronization by Functional Definition of Synchronous Circuits
Shunji Nishimura, Motoki Amagasaki, Toshinori Sueyoshi (Kumamoto Univ.) CAS2016-73 MSS2016-53		 Synchronous circuits are usually defined as D-Flipflop (D-FF) synchronized circuits, but it is doubtful that D-FF comple... [more] CAS2016-73 MSS2016-53
pp.99-104
SS, KBSE 2013-07-25
17:10		 Hokkaido   An Iterative Approach for Improving Feature Location and Identification
Hiroshi Kazato (NTT DATA INTELLILINK CORPORATION), Shinpei Hayashi, Takashi Kobayashi (Tokyo Inst. of Tech.), Tsuyoshi Oshima, Shunsuke Miyata, Katsuyuki Natsukawa, Takashi Hoshino (NTT), Motoshi Saeki (Tokyo Inst. of Tech.) SS2013-22 KBSE2013-22		 Feature location (FL) is an activity of developers which identifies correspondence between software features and program... [more] SS2013-22 KBSE2013-22
pp.55-60
ET 2010-11-26
10:00		 Tokyo Tokyo Institute of Technology A Selection System of Support Tools Adapting to Student's Situation in Programming Education
Kodai Yamamoto, Kaname Nozaki, Yasuhiko Morimoto (Tokyo Gakugei Univ.), Shoichi Nakamura (Fukushima Univ.), Setsuo Yokoyama, Youzou Miyadera (Tokyo Gakugei Univ.) ET2010-50		 This research aims to develop the mechanism and the system for effectively utilizing the programming education support t... [more] ET2010-50
pp.7-12
KBSE 2008-11-27
11:10		 Fukuoka FIT Formalization for Integrating Information Flow Diagram and Analysis Matrix to Analyze Unexpected Obstacles in Embedded Systems
Tomio Inoue (Kyushu Institute of Technology), Toshiro Mise (Panasonic Electric Works Co., Ltd), Yasufumi Shinyashiki, Masaaki Hashimoto, Keiichi Katamine, Naoyasu Ubayashi (Kyushu Institute of Technology), Takako Nakatani (Tsukuba Univ.) KBSE2008-24		 We can treat embedded systems as two aspects about unexpected obstacles such as the failure. One is a static side using ... [more] KBSE2008-24
pp.7-12
SS 2006-08-04
09:15		 Hokkaido Hokkaido University The Research about Creating Auto Edition Template with the Formal Languages Method
Kenichi Zai (Rococo) 		The technology of auto edition is being required with the development of technology of the publishing industry now. The ... [more] SS2006-35
pp.7-11
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan