IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RCC, ASN, RCS, NS, SR
(Joint)		 2015-07-31
15:25		 Nagano JA Naganoken Bldg. A study of power allocation in secret communication with dummy signal
Fumiya Nakabayashi, Kenta Umebayashi, Yasuo Suzuki (TUAT) RCS2015-129		 In this paper, we investigate power an allocation method for physical layer security based wireless communication with d... [more] RCS2015-129
pp.169-173
EST, MWP, OPE, MW, EMT, IEE-EMT [detail] 2013-07-18
10:20		 Hokkaido Wakkanai Synthesis Cultural Center Electrostatic Analysis of Effective Permittivity for Microstructure
Takuichi Hirano, Jiro Hirokawa, Makoto Ando (Tokyo Inst. of Tech.) MW2013-50 OPE2013-19 EST2013-14 MWP2013-9		 The authors have proposed evaluation technique of effective material property for dummy metal fills, which is inevitable... [more] MW2013-50 OPE2013-19 EST2013-14 MWP2013-9
pp.13-18
MW 2013-03-07
13:50		 Hiroshima Hiroshima Univ. [Invited Talk] Modeling of On-Chip Transmission-Line for Terahertz Integrated Circuit
Akira Tsuchiya, Hidetoshi Onodera (Kyoto Univ.) MW2012-176		 This paper discusses modeling issues of on-chip transmission-line for terahertz integrated circuits.
Structure of on-ch... [more]		 MW2012-176
pp.93-96
AP 2012-03-16
11:15		 Shizuoka Chuo public hall (Atami City) Extraction of Equivalent Anisotropic Material Property of Periodically Arranged Dummy Metal Fills in a CMOS chip
Takuichi Hirano, Kenichi Okada, Jiro Hirokawa, Makoto Ando (Tokyo Tech) AP2011-208		 Equivalent anisotropic material property of periodically arranged dummy metal fills in a CMOS chip is extracted using ei... [more] AP2011-208
pp.55-60
EMT, PN, LQE, OPE, MWP, EST, IEE-EMT [detail] 2012-01-27
15:15		 Osaka Osaka Univ. Convention Center Transmission Characteristics of On-Chip Microstrip Lines on a Silicon CMOS Substrate Due to the Area Density and Size of Dummy Fills
Takuichi Hirano, Kenichi Okada, Jiro Hirokawa, Makoto Ando (Tokyo Tech) PN2011-63 OPE2011-179 LQE2011-165 EST2011-113 MWP2011-81		 Transmission characteristic of an on-chip guided microstrip line is analyzed at 60 GHz. Dependences on area density, siz... [more] PN2011-63 OPE2011-179 LQE2011-165 EST2011-113 MWP2011-81
pp.207-210
VLD, IPSJ-SLDM 2007-05-11
14:35		 Kyoto Kyodai Kaikan Effect of Dummy Fill on High-Frequency Characteristics of On-Chip Interconnects
Akira Tsuchiya, Hidetoshi Onodera (Kyoto Univ.) VLD2007-16		 This paper reports measurement results of on-chip interconnects with CMP dummy fill.
CMP dummy fill is a floating metal... [more]		 VLD2007-16
pp.55-59
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan