IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 41 - 51 of 51 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
EE 2007-01-25
15:00
Nagasaki Nagasaki prefectural art museum Transient response of Digital filter type DC-DC converter using VCO
Takeshi Nakashima, Koji Tanaka, Wataru Okamoto, Fujio Kurokawa (Nagasaki Univ.) EE2006-37
A fast and expensive analog to digital signal converter is necessary to realize the fast switching performance in the di... [more] EE2006-37
pp.1-6
ICD, ITE-IST 2006-07-27
10:00
Shizuoka   Evaluation of Digital Crosstalk Noise to fully DIfferential VCO
Akihiro Toya (Hiroshima Univ.), Yoshitaka Murasaka, Takafumi Ohmoto (A-R-Tec Corp.), Atsushi Iwata (Hiroshima Univ.)
In accordance with the rapid increase of operation frequencies of CMOS circuits, radio-frequency system-on-a-chip (RF-SO... [more] ICD2006-60
pp.1-6
SR 2006-07-27
14:00
Kanagawa YRP [Technology Exhibit] A Dual-Band VCO Integrated with RF-MEMS
Yo Yamaguchi, Munenari Kawashima, Kei Kuwabara, Norio Sato (NTT), Katsuyuki Machida (NTT-AT), Kazuhiro Uehara (NTT) SR2006-25
We propose a dual-band VCO integrated with RF-MEMS devices using flip-chip mounting. A wide frequency band switching cap... [more] SR2006-25
pp.81-84
EE 2006-07-14
09:30
Tokyo   Control Strategy of Digitally Controlled DC-DC Converter with Static Model
Koji Tanaka, Fujio Kurokawa (Nagasaki Univ.), (Choryo Control System), Hirofumi Matsuo (Nagasaki Univ.) EE2006-17
The digitally controlled dc-dc converter with static model reference has been proposed to improve the dynamic characteri... [more] EE2006-17
pp.47-52
EE 2006-02-17
09:25
Kumamoto   Transient Response of Digitally Controlled DC-DC Converter with Static Model Reference
Koji Tanaka, Fujio Kurokawa (Nagasaki Univ.), (Choryo Control System), Hirofumi Matsuo (Nagasaki Univ.)
The digitally controlled dc-dc converter with static model reference has been proposed to improve the dynamic characteri... [more] EE2005-70
pp.55-60
ED, MW 2006-01-18
13:30
Tokyo Kikai-Shinko-Kaikan Bldg. A Low-Phase-Noise 76-GHz Planar Gunn VCO Using Flip-Chip Bonding Technology
Takashi Yoshida, Yoshimichi Fukasawa, Tadayoshi Deguchi, Kiyoshi Kawaguchi, Takahiro Sugiyama, Atsushi Nakagawa (New Japan Radio)
A low-phase-noise76-GHz planar Gunn VCO using flip-chip bonding technology has been developed. The power consumption is ... [more] ED2005-192 MW2005-146
pp.1-5
ED, MW 2006-01-20
13:35
Tokyo Kikai-Shinko-Kaikan Bldg. Highly Linear VCO with Voltage Converter
Hiroyuki Mizutani, Masaomi Tsuru, Takayuki Matsuzuka, Kenichiro Choumei, Kenji Kawakami, Moriyasu Miyazaki (Mitsubishi Electric)
High linearity characteristic is required for millimeter-wave VCOs as well as low phase noise performance. In this paper... [more] ED2005-216 MW2005-170
pp.43-47
EMCJ, MW 2005-10-27
15:00
Akita Akita University The Higher-Frequency Wideband VCO with Triple Tuned Circuits
Masaomi Tsuru, Kenji Kawakami, Kazuhiro Miyamoto, Masafumi Nakane, Moriyasu Miyazaki (Mitsubishi Electric Corp.)
We proposed the wideband VCO with triple tuned circuits in C-Ku Band before, which consisted of an active device and var... [more] EMCJ2005-89 MW2005-95
pp.53-55
SIP, ICD, IE, IPSJ-SLDM 2005-10-21
09:00
Miyagi Ichinobo, Sakunami-Spa A Phase Noise Minimization of CMOS LC-VCOs Over Wide Tuning Range and Large PVT Variations
Daisuke Miyashita, Hiroki Ishikuro, Shouhei Kousai, Hiroyuki Kobayashi, Hideaki Majima, Kenichi Agawa, Mototsugu Hamada (Toshiba Corp.)
An automatic amplitude control circuit to minimize the phase noise of a LC-VCO is proposed and implemented by a 0.18-μm ... [more] SIP2005-115 ICD2005-134 IE2005-79
pp.1-5
ICD, SDM 2005-08-19
08:55
Hokkaido HAKODATE KOKUSAI HOTEL A Low-IF CMOS Single-Chip Bluetooth EDR Transmitter with Digital I/Q Mismatch Trimming Circuit
Hiroki Ishikuro, Daisuke Miyashita, Taro Shimada, Shouhei Kousai, Hiroyuki Kobayashi, Hideaki Majima, Kenichi Agawa, Mototsugu Hamada, Fumitoshi Hatori (Toshiba)
A single-chip low-IF transmitter for the Bluetooth Enhanced Data Rate (max. 3Mbps) was fabricated in 0.18-um CMOS proces... [more] SDM2005-144 ICD2005-83
pp.7-12
ICD 2005-05-27
10:00
Hyogo Kobe Univ. A 10-Gb/s Burst-Mode CDR IC in 0.13-um CMOS
Masafumi Nogawa, Kazuyoshi Nishimura, Shunji Kimura, Tomoaki Yoshida, Tomoaki Kawamura, Minoru Togashi, Kiyomi Kumozaki, Yusuke Ohtomo (NTT)
A 10-Gb/s burst-mode CDR IC was fabricated in a 0.13-$\mu$m CMOS process for the high-speed packet-based networks of the... [more] ICD2005-28
pp.1-5
 Results 41 - 51 of 51 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan