IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 26  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
IN, NS
(Joint)
2023-03-03
14:30
Okinawa Okinawa Convention Centre + Online
(Primary: On-site, Secondary: Online)
BBR Performance over Variable Delay Paths on Multipath TCP Video Streaming
Masayoshi Kondo, Dirceu Dirceu, Daiki Nobayashi, Takeshi Ikenaga (KIT) NS2022-245
The demand for video streaming on mobile networks has been steadily rising, with the majority of network traffic being d... [more] NS2022-245
pp.446-451
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2022-03-10
10:30
Online Online A Don't Care Filling Method of Control Signals for Concurrent Logical Fault Testing
Haofeng Xu, Toshinori Hosokawa, Hiroshi Yamazaki, Masayuki Arai (Nihon Univ), Masayoshi Yoshimura (KSU) CPSY2021-56 DC2021-90
In recent years, with the increase in test cost for VLSIs, it has been important to reduce the number of test patterns. ... [more] CPSY2021-56 DC2021-90
pp.67-72
HWS, ISEC, SITE, ICSS, EMM, IPSJ-CSEC, IPSJ-SPT [detail] 2018-07-26
15:25
Hokkaido Sapporo Convention Center A Study on Systematic Insertion of Hardware Trojan Based on Path Delay
Akira Ito, Rei Ueno, Naofumi Homma, Takafumi Aoki (Tohoku Univ.) ISEC2018-44 SITE2018-36 HWS2018-41 ICSS2018-47 EMM2018-43
This paper presents a non-reversible and analytical method for inserting a path delay hardware Trojan (PDHT). The conven... [more] ISEC2018-44 SITE2018-36 HWS2018-41 ICSS2018-47 EMM2018-43
pp.349-356
SIS 2017-06-02
10:20
Oita Housen-Sou (Beppu) Underwater Acoustic Communication Experiment in Harbor with Long Delay Multipath and Doppler Shift
Shingo Yoshizawa, Hiroshi Tanimoto (Kitami Inst. of Tech.), Takashi Saito, Yusaku Mabuchi (Mitsubishi Electric TOKKI Systems Corporation), Tomoya Tsukui, Shinichi Sawada (IHI) SIS2017-13
Underwater acoustic communication (UAC) is used for data collection and remote control in autonomous underwater vehicles... [more] SIS2017-13
pp.65-70
RECONF, CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-05-24
10:15
Hokkaido Noboribetsu-Onsen Dai-ichi-Takimoto-Kan Deterministic Path Delay Measurement Using Short Cycle Test Pattern for Aging Detection
Kentaro Kato, Umi Mori (NIT) CPSY2017-12 DC2017-12
hort cycle test pattern can sensitize target paths deterministically and periodically in short interval. It is useful to... [more] CPSY2017-12 DC2017-12
pp.69-74
IA 2016-11-03
14:10
Overseas Taipei (Taiwan) Performance Comparison of Shortest-Path Routing and Detour Routing for Content-Centric Networking
Ryo Nakamura, Hiroyuki Ohsaki (Kwansei Gakuin Univ.) IA2016-28
In this paper, we quantitatively investigate the optimality of the
shortest-path routing in CCN (Content-Centric Networ... [more]
IA2016-28
pp.13-18
NS, CS, IN, NV
(Joint)
2016-09-29
11:25
Miyagi Tohoku Univ. Source-based Multipath Routing for Ad Hoc Networks
Ryota Ueda (Shibaura Inst. of Tech.), Taku Yamazaki (Waseda Univ.), Takumi Miyoshi (Shibaura Inst. of Tech.) NS2016-76
Recently, ad hoc networks composed of only wireless mobile terminals (nodes) have attracted research attention as a wire... [more] NS2016-76
pp.13-16
DC 2012-02-13
11:05
Tokyo Kikai-Shinko-Kaikan Bldg. Pattern Merging for Additional Path Delay Fault Detection with Transition Delay Fault Test
Hiroaki Tanaka, Kohei Miyase, Kazunari Enokimoto, Xiaoqing Wen, Seiji Kajihara (Kyutech) DC2011-78
In this paper, we present to generate a test vector set to detect both transition and path delay faults. The proposed me... [more] DC2011-78
pp.13-18
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-29
09:25
Miyazaki NewWelCity Miyazaki Improvement of Test Data Compression Rate for Chiba-Scan Testing by Reconstructing Scan Chain
Masato Akagawa, Kazuteru Namba, Hideo Ito (Chiba univ.) VLD2011-72 DC2011-48
Scan design is one of design for testing. Chiba-Scan proposed in 2005 is one of scan design for delay fault testing. Chi... [more] VLD2011-72 DC2011-48
pp.121-126
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-30
10:55
Miyazaki NewWelCity Miyazaki A study on path selection results of an adaptive field test with process variation and aging degradation for VLSI
Satoshi Kashiwazaki, Toshinori Hosokawa (Nihon Univ), Masayoshi Yoshimura (Kyu Univ) VLD2011-85 DC2011-61
It has the problem that good VLSIs in production testing become defective VLSIs in the fields because small delays on si... [more] VLD2011-85 DC2011-61
pp.191-195
MSS, CAS, VLD, SIP 2011-07-01
13:30
Okinawa Okinawa-Ken-Seinen-Kaikan Delay Analysis of Sub-Paths with Correlation
Masatsugu Hosoki, Takanobu Shiki, Yasuhiro Takashima (Univ. of Kitakyushu) CAS2011-23 VLD2011-30 SIP2011-52 MSS2011-23
This paper proposes an estimation method of the sub-paths with correlations. In recent years, the process variation may ... [more] CAS2011-23 VLD2011-30 SIP2011-52 MSS2011-23
pp.129-134
DC 2011-06-24
14:00
Tokyo Kikai-Shinko-Kaikan Bldg. A study on path selection results of an adaptive field test with process variation and aging degradation for VLSI
Satoshi Kashiwazaki, Toshinori Hosokawa (Nihon Univ), Masayoshi Yoshimura (Kyuushu Univ) DC2011-10
It has the problem that good VLSIs in production testing become defective VLSIs in the fields because small delays on si... [more] DC2011-10
pp.11-16
DC 2011-02-14
11:00
Tokyo Kikai-Shinko-Kaikan Bldg. An Analysis of Critical Paths for Field Testing with Process Variation Consideration
Satoshi Kashiwazaki, Toshinori Hosokawa (Nihon Univ), Masayoshi Yoshimura (Kyushuu Univ) DC2010-61
Recently, it has the problem that good VLSIs in production testing become defective VLSIs in the fields because small de... [more] DC2010-61
pp.13-19
DC 2011-02-14
11:25
Tokyo Kikai-Shinko-Kaikan Bldg. Variation Aware Test Methodology Based on Statistical Static Timing Analysis
Michihiro Shintani, Kazumi Hatayama, Takashi Aikyo (STARC) DC2010-62
The continuing miniaturization of LSI dimension may cause parametric faults which exceed the specification due to proces... [more] DC2010-62
pp.21-26
DC 2010-02-15
13:20
Tokyo Kikai-Shinko-Kaikan Bldg. Reduction of execution times and areas for delay measurement by subtraction
Toru Tanabe, Hirohisa Minato, Kentaroh Katoh, Kazuteru Namba, Hideo Ito (Chiba Univ.) DC2009-71
Since VLSI is in nanoscase size, high density and high speed in recent years, small-delay defects which change propagati... [more] DC2009-71
pp.39-44
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2009-12-04
14:25
Kochi Kochi City Culture-Plaza A Path Selection Method of Delay Test for Transistor Aging
Mitsumasa Noda (Kyushu Institute of Tech.), Seiji Kajihara, Yasuo Sato, Kohei Miyase, Xiaoqing Wen (Kyushu Institute of Tech./JST), Yukiya Miura (Tokyo Metropolitan Univ./JST) VLD2009-65 DC2009-52
With the advanced VLSI process technology, it is important for reliability of VLSIs to deal with faults caused by aging.... [more] VLD2009-65 DC2009-52
pp.167-172
RCS, AP
(Joint)
2009-11-26
11:10
Tokyo Tokyo Inst. of Tech. Experimental Analysis of Dual-polarized MIMO systems in Small Urban Macrocell Environments
Yohei Konishi, Lawrence Materum, Jun-ichi Takada (Tokyo Inst. of Tech.), Ichirou Ida, Yasuyuki Oishi (Fujitsu Ltd.) RCS2009-139
This paper presents clusterwise polarization characteristics based on an estimated MIMO channel of a small urban macroce... [more] RCS2009-139
pp.37-42
DC 2009-02-16
15:45
Tokyo   Resource Binding to Minimize the Number of RTL Paths
Yuichi Uemoto, Satoshi Ohtake, Michiko Inoue, Hideo Fujiwara (Nara Inst. of Scie and Tech.) DC2008-77
Though path delay testing is promising to detect small delay in a VLSI circuit, it has a practical problem that the numb... [more] DC2008-77
pp.55-60
DC 2008-02-08
14:50
Tokyo Kikai-Shinko-Kaikan Bldg. RTL False Path Identification Using High Level Synthesis Information
Naotsugu Ikeda, Satoshi Ohtake, Michiko Inoue, Hideo Fujiwara (NAIST) DC2007-77
This paper proposes a method of RTL false path identification using high level synthesis information. By using the false... [more] DC2007-77
pp.63-68
IN, MoNA
(Joint)
2006-11-16
16:50
Kumamoto   Investigation of the trade-off between the reduced delay jitter and the increased traffic load due to the multipath forwarding
Takafumi Okuyama, Kenta Yasukawa, Katsunori Yamaoka (Tokyo Tech) MoMuC2006-57
Delay jitter degrades the quality of delay-sensitive streaming services. We investigated the use of multipath-based dela... [more] MoMuC2006-57
pp.23-27
 Results 1 - 20 of 26  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan