IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 21  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, DC, IPSJ-ARC [detail] 2021-07-21
14:00
Online Online CPSY2021-8 DC2021-8 (To be available after the conference date) [more] CPSY2021-8 DC2021-8
pp.43-48
RECONF 2021-06-09
14:10
Online Online RECONF2021-12 (To be available after the conference date) [more] RECONF2021-12
pp.62-67
DC, CPSY, IPSJ-ARC [detail] 2019-06-12
13:20
Kagoshima National Park Resort Ibusuki Accelaration of ART algorithm using Xilinx SDAccel
Okamoto Yasuaki, Amano Hideharu (Keio Univ.) CPSY2019-14 DC2019-14
(To be available after the conference date) [more] CPSY2019-14 DC2019-14
pp.117-121
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2019-01-31
14:25
Kanagawa Raiosha, Hiyoshi Campus, Keio University VLD2018-89 CPSY2018-99 RECONF2018-63 (To be available after the conference date) [more] VLD2018-89 CPSY2018-99 RECONF2018-63
pp.107-112
ICD, CPSY, CAS 2018-12-23
13:40
Okinawa   CAS2018-109 ICD2018-93 CPSY2018-75 (To be available after the conference date) [more] CAS2018-109 ICD2018-93 CPSY2018-75
pp.119-124
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-05
10:20
Hiroshima Satellite Campus Hiroshima An FPGA implementation of Tri-state YOLOv2 using Intel OpenCL
Youki Sada, Masayuki Shimoda, Shimpei Sato, Hiroki Nakahara (titech) RECONF2018-35
Since the convolutional neural network has a high-performance recognition accuracy,
it is expected to implement variou... [more]
RECONF2018-35
pp.7-12
RECONF 2018-05-24
10:55
Tokyo GATE CITY OHSAKI
Fumiya Kono, Naohito Nakasato (UoA) RECONF2018-2
(To be available after the conference date) [more] RECONF2018-2
pp.7-12
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2018-03-07
14:35
Shimane Okinoshima Bunka-Kaikan Bldg.
Daichi Ishizaki, Yoshiki Ebisuhama, Atsushi Kubota, Kazuya Tanigawa, Tetsuo Hironaka (Hiroshima City Univ.) CPSY2017-134 DC2017-90
(To be available after the conference date) [more] CPSY2017-134 DC2017-90
pp.83-88
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2017-11-07
10:30
Kumamoto Kumamoto-Kenminkouryukan Parea RECONF2017-43 (To be available after the conference date) [more] RECONF2017-43
pp.37-42
RECONF, CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-05-23
11:50
Hokkaido Noboribetsu-Onsen Dai-ichi-Takimoto-Kan RECONF2017-18 (To be available after the conference date) [more] RECONF2017-18
pp.93-98
RECONF, CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-05-23
17:50
Hokkaido Noboribetsu-Onsen Dai-ichi-Takimoto-Kan Optimization of the aggregation process in Particle-In-Cell method using OpenCL
Hiroyuki Noda, Ryotaro Sakai (Keio Univ.), Takaaki Miyajima, Naoyuki Fujita (JAXA), Hideharu Amano (Keio Univ.) CPSY2017-9 DC2017-9
(To be available after the conference date) [more] CPSY2017-9 DC2017-9
pp.45-50
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2017-03-10
15:30
Okinawa Kumejima Island A study of acceleration of interpolation part in Hall-thruster simulation using Altera SDK for OpenCL
Hiroyuki Noda, Ryotaro Sakai (Keio Univ.), Takaaki Miyajima, Naoyuki Fujita (JAXA), Hideharu Amano (Keio Univ.) CPSY2016-158 DC2016-104
(To be available after the conference date) [more] CPSY2016-158 DC2016-104
pp.375-380
EST 2016-05-20
15:25
Tokyo Kikai-Shinko-Kaikan Bldg. OpenCL-Based FPGA Platform for FDTD Computation
Hasitha Muthumala Waidyasooriya, Masanori Hariyama, Yasuo Ohtera (Tohoku Univ.) EST2016-4
We propose a FPGA accelerator for FDTD (finite difference time domain) computation based on a pipelined architecture to ... [more] EST2016-4
pp.17-20
RECONF 2016-05-19
10:45
Kanagawa FUJITSU LAB. Design of an FPGA-based Accelerator for Moleculer Dynamics Using OpenCL
Hasitha Muthumala Waidyasooriya, Masanori Hariyama (Tohoku Univ.), Kota Kasahara (Osaka Univ.) RECONF2016-4
Molecular dynamics (MD) simulations are very important to study physical properties of atoms and molecules. However, a h... [more] RECONF2016-4
pp.13-16
RECONF 2016-05-20
09:00
Kanagawa FUJITSU LAB. [Invited Talk] Altera OpenCL SDK with Spectra-Q, the latest technology trend and the applications Spectra-Q: The latest technology and applications, including OpenCL SDK
Yukitaka Takemura (Altera JP) RECONF2016-17
Recently the resources of FPGA have been increasing dramatically, and therefore a big improvement of the design tools co... [more] RECONF2016-17
p.83
RECONF 2016-05-20
11:40
Kanagawa FUJITSU LAB. Evaluation of an OpenCL-Based FPGA Platform for Particle Filter
Masanori Hariyama, Shunsuke Tatsumi (Tohoku Univ.), Norikazu Ikoma (Nippon Institute of Technology) RECONF2016-22
Particle filter is one promising method to estimate the internal states in dynamical systems,
and can be used for vari... [more]
RECONF2016-22
pp.109-113
RECONF 2016-05-20
12:00
Kanagawa FUJITSU LAB. *
Ebisuhama Yoshiki, Tanigawa Kazuya, Hironaka Tetsuo (Hiroshima City Univ.) RECONF2016-23
(To be available after the conference date) [more] RECONF2016-23
pp.115-120
CPSY, DC
(Joint)
2014-07-29
16:05
Niigata Toki Messe, Niigata Matrix Multiplication Library for Computation Acceralator with Limited Own Memory Size
Kiyotaka Atsumi (KA-LAB) CPSY2014-28
Recent researches of algorithms with calculation accelerators mainly
use 1 device or 2 or more same devices. It changed... [more]
CPSY2014-28
pp.109-112
CPSY, DC
(Joint)
2014-07-30
18:15
Niigata Toki Messe, Niigata Design of OpenCL Library and Execution Dispatcher for Embedded Accelerator
Ryuichi Sakamoto, Mikiko Sato (Tokyo Univ. of Agriculture and Tech. (TUAT)), Hideharu Amano, Tadahiro Kuroda (Keio Univ.), Kimiyoshi Usami (Shibaura Inst. of Tech.), Hiroshi Nakamura (Univ. of Tokyo), Mitaro Namiki (Tokyo Univ. of Agriculture and Tech. (TUAT)) CPSY2014-46
Recently, an embedded processor for use in smartphones and other devices is equipped with some power-efficient accelerat... [more] CPSY2014-46
pp.215-220
AP 2014-06-12
12:55
Tokyo Kikai-Shinko-Kaikan Bldg. Parallelization of FDTD and its open source program
Akio Oga (EEM Inc.) AP2014-41
Several techniques parallelizing FDTD are presented. They include OpenMP, Multi-threading, MPI, CUDA and OpenCL. Program... [more] AP2014-41
pp.7-12
 Results 1 - 20 of 21  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan