IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 86  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
NS, NWS
(Joint)
2024-01-26
11:20
Hiroshima Higashisenda Campus, HiroshimaUniversity + Online
(Primary: On-site, Secondary: Online)
Tiny Message Buffers for Real CNFs -- Towards Extreme Cache Efficiency --
Ayuto Yamada, Ryota Kawashima (NITech), Hiroki Nakayama, Tsunemasa Hayashi (BOSCO), Hiroshi Matsuo (NITech) NS2023-170
The basic packet forwarding efficiency of Cloud Native Network Functions (CNFs) exceeds 100 Mpps under ideal conditions. T... [more] NS2023-170
pp.61-66
SDM, ICD, ITE-IST [detail] 2023-08-02
09:45
Hokkaido Hokkaido Univ. Multimedia Education Bldg. 3F
(Primary: On-site, Secondary: Online)
A 1W/8R 20T SRAM Codebook for Deep Learning Processors to Reduce Main Memory Bandwidth
Ryotaro Ohara, Masaya Kabuto, Masakazu Taichi, Atsushi Fukunaga, Yuto Yasuda, Riku Hamabe, Shintaro Izumi, Hiroshi Kawaguchi (Kobe Univ) SDM2023-44 ICD2023-23
We present a 1W8R 20T multi-port memory for codebook quantisation in deep learning processors, manufactured in a 40 nm p... [more] SDM2023-44 ICD2023-23
pp.41-44
ICD 2023-04-11
09:30
Kanagawa
(Primary: On-site, Secondary: Online)
[Invited Lecture] Development of A Variation-Tolerant Processing-In-Memory Architecture Using Discharging Current Calibration
Daiki Kitagata, Shinji Tanaka, Naoya Fujita, Naoaki Irie (REL) ICD2023-8
Processing-in-memory (PIM) has recently been expected to be a key technology for endpoint intelligence since it can dram... [more] ICD2023-8
p.16
IE, ITS, ITE-MMS, ITE-ME, ITE-AIT [detail] 2023-02-22
14:30
Hokkaido Hokkaido Univ. Image Division Based Interframe Prediction Method with Reduced Frame Memory for Ultra-Low-Latency Video-coding
Mai Yamaguchi, Matsumura Tetsuya (Nihon Univ.)
In this paper, we propose a new inter-frame prediction method for Ultra-Low-Latency Video-coding. The proposed method re... [more]
ICD, SDM, ITE-IST [detail] 2022-08-08
11:45
Online   [Invited Talk] Optimal Cell Structure/Operation Design of 3D Semicircular Split-gate Cells for Ultra-high-density Flash Memory
Tetsu Morooka, , , , , , , , , , , , , , , , , , , , , , , , (Kioxia) SDM2022-36 ICD2022-4
Control gate split cell structure for increasing the cell density by foot-print reduction has several challenges such as... [more] SDM2022-36 ICD2022-4
p.12
RECONF 2022-06-08
09:20
Ibaraki CCS, Univ. of Tsukuba
(Primary: On-site, Secondary: Online)
Investigation of methods to accelerate inference processing by deep learning
Seiya Iwamoto, Chikako Nakanishi (OIT) RECONF2022-13
AI technologies such as deep learning are generally computationally intensive and have very high performance requirement... [more] RECONF2022-13
pp.52-56
VLD, HWS [detail] 2022-03-07
13:40
Online Online [Memorial Lecture] DistriHD: A Memory Efficient Distributed Binary Hyperdimensional Computing Architecture for Image Classification
Dehua Liang, Jun Shiomi, Noriyuki Miura (Osaka Univ.), Hiromitsu Awano (Kyoto Univ.) VLD2021-84 HWS2021-61
Hyper-Dimensional (HD) computing is a brain-inspired learning approach for efficient and fast learning on today’s embedd... [more] VLD2021-84 HWS2021-61
p.44
SS, MSS 2022-01-12
10:05
Nagasaki Nagasakiken-Kensetsu-Sogo-Kaikan Bldg.
(Primary: On-site, Secondary: Online)
Multitask Scheduling for Reducing Total Memory Consumption while Satisfying Deadlines using Adaptive Control according to Dynamic Change of Task Memory Consumption
Ryosuke Arai, Akio Nakata (Hiroshima City Univ) MSS2021-48 SS2021-35
The authors have previously proposed a multi-task scheduling method LMCLF, which can reduce the total memory usage of th... [more] MSS2021-48 SS2021-35
pp.95-99
MRIS, ITE-MMS 2019-12-05
15:35
Ehime Ehime University Comparative study of equalization techniques in holographic data storage
Shinya Kurokawa, Shuhei Yoshida (Kindai Univ.) MRIS2019-42
In the holographic data storage, data patterns are represented by images in which 0 or 1 are arranged in a two-dimension... [more] MRIS2019-42
pp.19-23
PN 2019-11-15
11:05
Kanagawa   [Invited Talk] Emerging Studies in Computer Memory Systems
Takahiro Hirofuchi (AIST) PN2019-28
This paper presents emerging studies in computer memory systems. The advent of new non-volatile memory devices, such as ... [more] PN2019-28
pp.29-35
SCE 2019-04-19
09:30
Tokyo   Design and demonstration of an adiabatic-quantum-flux-parametron field-programmable gate array using Josephson-CMOS hybrid memories
Yukihiro Okuma, Naoki Takeuchi, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama Nat. Univ.) SCE2019-1
Adiabatic quantum-flux-parametron (AQFP) logic is a promising technology for future energy-efficient high-performance in... [more] SCE2019-1
pp.1-6
SANE, SAT
(Joint)
2019-02-13
12:40
Kagoshima Tanegashima Island Computational Complexity Reduction for an Adaptive Equalization Scheme based on Memory Polynomial for Compensating both Linear and Nonlinear Distortion
Shunsuke Uehashi, Yasunori Nouda, Shigenori Tani, Shigeru Uchida, Atsushi Okamura (Mitsubishi Electric) SAT2018-68
The demand for wideband transmission is increasing greatly in satellite communication system. In wideband transmission, ... [more] SAT2018-68
pp.63-68
SDM 2019-01-29
13:20
Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Highly Reliable Ferroelectric Hf0.5Zr0.5O2 Film with Al Nanoclusters Embedded by Sub-Monolayer Doping Technique
Tadashi Yamaguchi, Tiantian Zhang, Kazuyuki Omori, Yasuhiro Shimada, Yorinobu Kunimune, Takashi Ide, Masao Inoue, Masazumi Matsuura (Renesas) SDM2018-86
Highly reliable ferroelectric (FE) Hf0.5Zr0.5O2 (HZO) film with Al nanoclusters embedded by sub-monolayer doping techniq... [more] SDM2018-86
pp.21-26
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-07
13:45
Hiroshima Satellite Campus Hiroshima Autonomous SCM capacity adjustment method in SCM/NAND flash hybrid storage
Chihiro Matsui, Ken Takeuchi (Chuo Univ.) CPM2018-94 ICD2018-55 IE2018-73
Performance of hybrid storage with storage class memory (SCM) and NAND flash memory is improved by using SCM as non-vola... [more] CPM2018-94 ICD2018-55 IE2018-73
pp.29-30
HWS, ISEC, SITE, ICSS, EMM, IPSJ-CSEC, IPSJ-SPT [detail] 2018-07-25
14:10
Hokkaido Sapporo Convention Center [Invited Talk] Memory Lower Bounds of Reductions Revisited (from EUROCRYPT 2018)
Yuyu Wang (Tokyo Tech/AIST/IOHK), Takahiro Matsuda, Goichiro Hanaoka (AIST), Keisuke Tanaka (Tokyo Tech) ISEC2018-24 SITE2018-16 HWS2018-21 ICSS2018-27 EMM2018-23
In this invited talk, we introduce the paper, “ Memory Lower Bounds of Reductions Revisited ” by Y. Wang, T. Matsuda, G.... [more] ISEC2018-24 SITE2018-16 HWS2018-21 ICSS2018-27 EMM2018-23
p.93
VLD, HWS
(Joint)
2018-03-02
11:20
Okinawa Okinawa Seinen Kaikan Energy Reduction of Standard-Cell Memory Exploiting Selective Activation
Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera (Kyoto Univ.) VLD2017-124
On-chip memories have a large impact on energy-efficiency of LSI circuits. This paper discusses energy-efficient on-chip... [more] VLD2017-124
pp.211-216
SDM 2018-01-30
14:00
Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Reliability and Scalability of FinFET Split-Gate MONOS Array with Tight Vth Distribution for 16/14nm-node Embedded Flash
Shibun Tsuda, Tomoya Saito, Hirokazu Nagase, Yoshiyuki Kawashima, Atsushi Yoshitomi, Shinobu Okanishi, Tomohiro Hayashi, Takuya Maruyama, Masao Inoue, Seiji Muranaka, Shigeki Kato, Takuya Hagiwara, Hirokazu Saito, Tadashi Yamaguchi, Masaru Kadoshima, Takahiro Maruyama, Tatsuyoshi Mihara, Hiroshi Yanagita, Kenichiro Sonoda, Tomohiro Yamashita, Yasuo Yamaguchi (renesas) SDM2017-94
Reliability and scalability of split-gate metal-oxide nitride oxide silicon (SG-MONOS) are discussed for 16/14nm-node em... [more] SDM2017-94
pp.13-16
SIP, IT, RCS 2018-01-22
11:15
Kagawa Sunport Hall Takamatsu A Consideration on Conditions of Extended Binary Memoryless Sources where Different Huffman Codes are Constructed -- A Case that Combined Symbols Belong to the Same Group in the First and Second Steps of the Reduction --
Nozomi Miya (Aoyama Gakuin Univ.), Takahiro Yoshida (Yokohama College of Commerce), Hajime Jinushi (Aoyama Gakuin Univ.) IT2017-61 SIP2017-69 RCS2017-275
Different Huffman codes, i.e., different codeword sets constructed in Huffman coding are given for $n$-th degree extende... [more] IT2017-61 SIP2017-69 RCS2017-275
pp.37-42
SIS 2017-12-15
09:20
Tottori Tottori Prefectural Center for Lifelong Learning A Proposal about Memory Usage Reduction Method of Non-local Processing
Johei Matsuoka (TUT), Takanori Koga (NIT, Tokuyama College), Noriaki Suetake (Yamaguchi Univ.) SIS2017-46
In this report, we describe reduction methods of use memory of non-local processing. Non-local processing is excellent n... [more] SIS2017-46
pp.75-78
MBE, NC
(Joint)
2017-11-24
13:50
Miyagi Tohoku University Analyses of Neural Language Model and Its Application to Transformation of Individuality in Speech
Tatsuya Takeuchi, Masafumi Hagiwara (Keio Univ.) NC2017-29
In this research, we aim to convert the output indirectly by changing the internal state of the neural language model us... [more] NC2017-29
pp.13-18
 Results 1 - 20 of 86  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan