IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC, CPSY, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2023-03-25
14:05		 Kagoshima Amagi Town Disaster Prevention Center (Tokunoshima)
(Primary: On-site, Secondary: Online)		 Design of Decoded Instruction Cache
Takero Magara, Nobuyuki Yamasaki (Keio Univ.) CPSY2022-52 DC2022-111		 In Intel x86 processors, instructions are decoded into instructions for the internal RISC engine, called Micro-Operation... [more] CPSY2022-52 DC2022-111
pp.106-111
CPSY, DC, IPSJ-ARC [detail] 2020-07-30
11:00		 Online Online Instruction Prefetcher focusing on properties of Prefetch Distance
Tomoki Nakamura, Toru Koizumi, Yuya Degawa, Hidetsugu Irie, Shuichi Sakai, Ryota Shioya (UTokyo) CPSY2020-1 DC2020-1		 Instruction cache misses and branch target buffer (BTB) misses are performance bottlenecks in recent applications,
and ... [more]		 CPSY2020-1 DC2020-1
pp.1-8
RECONF 2019-05-09
12:35		 Tokyo Tokyo Tech Front Efficient Instruction Fetch Architectures for a RISC-V Soft Processor
Hiromu Miyazaki, Junya Miura, Kenji Kise (Tokyo Tech) RECONF2019-1		 We aim to develop a cost-effective RISC-V scalar processor of pipelining for FPGAs. In this report, we try to implement ... [more] RECONF2019-1
pp.1-6
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2015-03-07
09:45		 Kagoshima   Energy Reduction of BTB by focusing on Number of Branches per Cache Line
Hiroki Yamamoto, Ryotaro Kobayashi (TUT), Hajime Shimada (NU) CPSY2014-177 DC2014-103		 Recent processors exploit Instruction Level Parallelism to improve performance, but it's limited by control dependency. ... [more] CPSY2014-177 DC2014-103
pp.89-94
ICD, CPSY 2014-12-01
15:15		 Tokyo Kikai-Shinko-Kaikan Bldg. [Poster Presentation] A transparent on-chip instruction cache for reducing power and energy consumption of NV microcontrollers
Dahoo Kim, Itaru Hida, Tetsuya Asai, Masato Motomura (Hokkaido Univ) ICD2014-82 CPSY2014-94		 Demands for low energy microcontrollers which are used in sensor nodes have been increasing in recent years. Also most m... [more] ICD2014-82 CPSY2014-94
p.43
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan