|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
HWS, VLD |
2023-03-01 13:25 |
Okinawa |
(Primary: On-site, Secondary: Online) |
Programmable Binary Hyperdimensional Computing Accelerator for Low Power Devices Yuya Isaka (NAIST), Nau Sakaguchi (SJSU), Michiko Inoue (NAIST), Michihiro Shintani (KIT) VLD2022-76 HWS2022-47 |
Hyperdimensional computing (HDC) can perform various cognitive tasks efficiently by mapping data to hyperdimensional vec... [more] |
VLD2022-76 HWS2022-47 pp.19-24 |
MoNA, AN, USN (Joint) |
2013-01-24 14:50 |
Miyagi |
ICHINOBO (Sendai-city) |
A Study on the Technical Strategy concerning of the Smart Device Katsuyuki Umezawa, Mitsuhiro Saito (Hitachi) MoMuC2012-50 |
Recently, the companies which use the smart devices such as a smartphone or the tablet for work increase. We can plan th... [more] |
MoMuC2012-50 pp.53-57 |
MSS, CAS |
2009-11-26 11:35 |
Aichi |
Nagoya University |
Advanced Technologies for Dependable Systems through Product Lifecycle by Managing Gaps among their Specification, Implementation, and Environment. Naoshi Uchihira (Toshiba) CAS2009-46 CST2009-19 |
Increasingly large, complex, open, and cooperative products and systems requires new approaches to establish high depend... [more] |
CAS2009-46 CST2009-19 pp.7-12 |
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC (Joint) [detail] |
2007-11-22 15:45 |
Fukuoka |
Kitakyushu International Conference Center |
Memory Assignment Method Considering Orders of Operands for Massively Parallel Fine-grained SIMD Processor Akira Kobashi, Ittetsu Taniguchi, Hiroaki Tanaka, Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.), Kiyoshi Nakata (Renesas) VLD2007-104 DC2007-59 |
In recent years, spread of data intensive multimedia applications equires high-performance in embedded systems.
Massiv... [more] |
VLD2007-104 DC2007-59 pp.91-96 |
COMP |
2005-10-18 14:30 |
Miyagi |
Tohoku Univ. |
Hamiltonian laceability of bubble-sort graphs with edge faults Toru Araki (Iwate Univ.), Yosuke Kikuchi (JST) |
It is known that the $n$-dimensional bubble-sort graph $B_n$ is bipartite, $(n-1)$-regular, and has $n!$ vertices.
We f... [more] |
COMP2005-40 pp.29-35 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|