IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 40 of 56 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, CPSY, RECONF, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2019-11-15
09:40
Ehime Ehime Prefecture Gender Equality Center Modeling attacks against device authentication using CMOS image sensor PUF
Hiroshi Yamada, Shunsuke Okura, Mitsuru Shiozaki, Masayoshi Shirahata, Takeshi Fujino (Ritsumeikan Univ.) ICD2019-34 IE2019-40
A CMOS image sensor physically unclonable function (CIS-PUF) for device authentication by the unique responses extracted... [more] ICD2019-34 IE2019-40
pp.31-36
ISEC, SITE, ICSS, EMM, HWS, BioX, IPSJ-CSEC, IPSJ-SPT [detail] 2019-07-24
15:25
Kochi Kochi University of Technology Possibility of Identifying USB Device by Voltage Changing
Taku Toyama, Junichi Sakamoto, Naoki Yoshida, Tsutomu Matsumoto (YNU) ISEC2019-61 SITE2019-55 BioX2019-53 HWS2019-56 ICSS2019-59 EMM2019-64
In recent years, illegal USB devices have become problematic, such as malware infection by USB memory, incorrect key inp... [more] ISEC2019-61 SITE2019-55 BioX2019-53 HWS2019-56 ICSS2019-59 EMM2019-64
pp.391-396
MBE 2019-05-19
09:25
Niigata Niigata University A group-theoretic consideration on symmetry and redundancy of quadruped locomotion
Yoshinobu Maeda, Mamoru Iwaki (Niigata Univ.) MBE2019-2
The Golubitsky-Buono theory based on mathematical group and symmetry is available to estimate a hardware design of CPG (... [more] MBE2019-2
pp.7-12
HWS, VLD 2019-03-01
14:55
Okinawa Okinawa Ken Seinen Kaikan Performance and Security Evaluation of Ring Oscillator PUF Implemented on ASIC
Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2018-131 HWS2018-94
This study evaluates the performance and the security of ring oscillator physical unclonable function (RO PUF) implement... [more] VLD2018-131 HWS2018-94
pp.225-230
HWS, VLD 2019-03-01
15:20
Okinawa Okinawa Ken Seinen Kaikan An Attack with Linear Model Against Improved Arbiter PUF
Susumu Matsumi, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2018-132 HWS2018-95
Imitations of electronic parts are distributed to the market, which is a serious problem. PUFs have attracted attention ... [more] VLD2018-132 HWS2018-95
pp.231-236
HWS, VLD 2019-03-01
15:45
Okinawa Okinawa Ken Seinen Kaikan On Machine Learning Attack Tolerance for PUF-based Device Authentication System
Tomoki Iizuka (UTokyo), Yasuhiro Ogasahara, Toshihiro Katashita, Yohei Hori (AIST), Hiromitsu Awano (Osaka Univ.), Makoto Ikeda (UTokyo) VLD2018-133 HWS2018-96
Double-Arbiter PUF (DAPUF) and PL-PUF are known to be highly resistant to machine learning attacks.
In this paper, we p... [more]
VLD2018-133 HWS2018-96
pp.237-242
HWS, ISEC, SITE, ICSS, EMM, IPSJ-CSEC, IPSJ-SPT [detail] 2018-07-26
14:35
Hokkaido Sapporo Convention Center Side-Channel Countermeasure for XOR based PUF and Its Evaluation
Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) ISEC2018-42 SITE2018-34 HWS2018-39 ICSS2018-45 EMM2018-41
XOR based physical unclonable functions (PUFs) have been proposed as countermeasures against modeling attacks. On the ot... [more] ISEC2018-42 SITE2018-34 HWS2018-39 ICSS2018-45 EMM2018-41
pp.337-342
MBE, NC
(Joint)
2018-03-13
14:00
Tokyo Kikai-Shinko-Kaikan Bldg. Analyses on the image extraction properties of the retinal ganglion cell spikes with a hardware model
Koji Ishii, Hirotsugu Yamaguchi, Yuki Hayashida, Naofumi Suematsu, Tetsuya Yagi (Osaka Univ.) NC2017-84
In the retina, the visual information represented by light is first transduced to graded potential change in the photore... [more] NC2017-84
pp.97-102
VLD, HWS
(Joint)
2018-03-01
15:20
Okinawa Okinawa Seinen Kaikan Hardware/Software co-design environment in model-based parallelization (MBP)
Kazuki Kashiwabara, Shinya Honda, Masato Edahiro (Nagoya Univ.) VLD2017-115
In recent years, while the complexity and high performance of in-vehicle systems are progressing, restrictions on time a... [more] VLD2017-115
pp.157-162
MBE, NC, NLP
(Joint)
2018-01-27
10:55
Fukuoka Kyushu Institute of Technology Visual information encoding by high-frequency spike population in mouse retinal ganglion cells
Hirotsugu Yamaguchi, Yuka Kudo, Koji Ishii, Yuki Hayashida, Tetsuya Yagi (Osaka Univ.) NC2017-60
It is well known that visual information is continuously transformed into spike discharges in ganglion cells in the reti... [more] NC2017-60
pp.59-64
NS 2017-01-27
13:50
Kagoshima Kagoshima J-Kaikan An Evaluation of Division Cotrol Effects in Distributed Processing
Takanori Iwai, Hitoshi Irino, Hirotaka Yoshioka (NTT) NS2016-152
The dissemination of NFV/SDN stimulates the study of general purpose products for the application to large scale network... [more] NS2016-152
pp.65-70
VLD 2016-02-29
15:00
Okinawa Okinawa Seinen Kaikan High-Level Synthesis of Embedded Systems Controller from Erlang
Hinata Takabeyashi, Nagisa Ishiura, Kagumi Azuma (Kwansei Gakuin Univ), Nobuaki Yoshida, Hiroyuki Kanbara (ASTEM) VLD2015-114
This article presents a method of specifying the behavior of embedded systems' control by a subset of Erlang and synthes... [more] VLD2015-114
pp.19-24
SANE 2015-11-23
10:30
Overseas AIT, Bangkok, Thailand Development of a Software System for Attitude Determination and Control System Simulator
Hoang The Huynh, Nguyen Dinh Quan, Bui Tien Thanh, Nguyen Minh Thao, Le Xuan Huy, Vu Viet Phuong, Pham Anh Tuan (VAST) SANE2015-50
Attitude determination and control system (ADCS) is one of the most important sub-systems of the satellite in charge of ... [more] SANE2015-50
pp.1-5
MSS, CAS, IPSJ-AL [detail] 2015-11-21
10:50
Kagoshima Ibusuki CityHall Study of effect for Chevreul illusion caused by luminance difference using hardware neural network model
Motoki Saito, Yoshinobu Maeda (Niigata Univ.), Junichi Akita (Kanazawa Univ.), Akira Tsukada (TNCT) CAS2015-57 MSS2015-31
Illusion phenomena occur when we perceive external environments. The Chevreul illusion, which plays a role in emphasizin... [more] CAS2015-57 MSS2015-31
pp.109-113
SAT, RCS
(Joint)
2014-08-20
13:30
Kochi Kochi City Cultura-Plaza CUL-PORT Outage Performance of Cognitive Decode-and-Forward Relaying Networks with Hardware Impairments
Dang Khoa Nguyen, Hiroshi Ochi (Kyushu Inst. of Tech.) RCS2014-150
In this paper, we analyze the outage performance (OP) of the dual-hop decode-and-forward (DF) cognitive network subject ... [more] RCS2014-150
pp.67-71
NS, IN
(Joint)
2014-03-07
09:30
Miyazaki Miyazaki Seagia Hardware Design and Evaluation of a High-speed CCN Router Using CAM
Atsushi Ooka (Osaka Univ.), Shingo Ata (Osaka City Univ.), Kazunari Inoue (NNCT), Masayuki Murata (Osaka Univ.) IN2013-161
Content-centric networking (CCN) that is an innovative network architecture
requires routers with performance far supe... [more]
IN2013-161
pp.105-110
CAS 2014-02-06
15:20
Kanagawa Nippon Maru Training center Reproduction of four-leg animal gaits using an asymmetric hardware CPG model
Genichiro Ishigoka, Akihiro Maruyama, Hayate Kojima (Niigata Univ.), Tomoyasu Ichimura (ONCT), Yoshinobu Maeda (Niigata Univ.) CAS2013-80
In this technical report, we proposed a hardware model of the central pattern generator, or CPG, which controlled the ga... [more] CAS2013-80
pp.41-44
CPSY 2013-10-03
10:45
Chiba Makuhari Messe Design of a translator to Verilog HDL from hardware modeling language ArchHDL
Shimpei Sato, Kenji Kise (Tokyo Inst. of Tech.) CPSY2013-31
We have proposed ArchHDL as a new language for hardware RTL modeling. In ArchHDL, we realized continuous assignment and ... [more] CPSY2013-31
pp.1-6
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-29
14:40
Miyazaki NewWelCity Miyazaki A Hardware Development by C Source Code Visualization
Akitoshi Matsuda, Shinichi Baba, Hirofumi Takamoto (Q's Forum) VLD2011-80 DC2011-56
A C-based design methodology has paid attention to efficiency development of complex embedded system at present. Thus th... [more] VLD2011-80 DC2011-56
pp.165-170
RECONF 2011-09-26
14:20
Aichi Nagoya Univ. Development Modeling Compiler and Operation Test for the Hardware Design Generate HDL from UML State Machine Diagram
Daiki Kano, Ryota Yamazaki (Tokai Univ.), Naohiko Shimizu (Tokai Univ./IP ARCH, Inc.) RECONF2011-27
This paper describes the UML modeling compiler and operation test using that.The UML modeling compiler performs automati... [more] RECONF2011-27
pp.31-36
 Results 21 - 40 of 56 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan