IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 9 of 9  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2015-12-02
16:20		 Nagasaki Nagasaki Kinro Fukushi Kaikan Sleep Control Using Virtual Ground Voltage Detection For Fine-Grain Power Gating
Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2015-57 DC2015-53		 This paper describes a sleep control technique using leakage monitor circuit to implement Fine-Grain Power Gating (FGPG)... [more] VLD2015-57 DC2015-53
pp.129-134
IPSJ-SLDM, CPSY, RECONF, VLD [detail] 2014-01-29
15:15		 Kanagawa Hiyoshi Campus, Keio University A Reduction Method of Writing Operations to Non-volatile Memory by Keeping Data Difference for Low-Power Circuit Design
Hiroyuki Shinohara, Masao Yanagisawa, Shinji Kimura (Waseda Univ.) VLD2013-130 CPSY2013-101 RECONF2013-84		 In order to reduce the power consumption of LSI,
unnecessary parts should be powered off with fine granularity,
and c... [more]		 VLD2013-130 CPSY2013-101 RECONF2013-84
pp.167-172
VLD 2013-03-06
10:55		 Okinawa Okinawa Seinen Kaikan Design and Evalution of Sleep Control Circuit for Fine-grain Power Gating
Yoshihiro Tsurui, Kimiyoshi Usami, Tatsunori Hashida, Tetsuya Muto, Yuki Shimada (Shibaura Inst. of Tech.) VLD2012-155		 In order to perform more efficient Fine-grain Power Gating which reduces the leakage power by cutting Power Supply, it i... [more] VLD2012-155
pp.105-110
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2012-11-28
13:50		 Fukuoka Centennial Hall Kyushu University School of Medicine Control of Fine-Grain Power Gating by Detecting of the Virtual Ground Voltage
Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2012-98 DC2012-64		 This paper describes fine-grain control to power gate function units using the charge up phenomenon of the virtual groun... [more] VLD2012-98 DC2012-64
pp.225-230
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2011-11-30
11:20		 Miyazaki NewWelCity Miyazaki Power-Gating Circuit Scheme for Transient-Glitch Energy Reduction
Yuya Ohta, Masaru Kudo, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2011-90 DC2011-66		 In fine-grain power gating which performs cell-by-cell power gating (PG) , energy overhead consumed at sleep-in and slee... [more] VLD2011-90 DC2011-66
pp.221-226
IPSJ-SLDM, VLD 2011-05-19
09:55		 Fukuoka Kitakyushu International Conference Center Multi-Stage Power Gating Based on Controlling Values of Logic Gates
Jin Yu, Shinji Kimura (Waseda Univ.) VLD2011-7		 Controlling value based power gating is a fine-grained power gating approach using the controlling values of logic eleme... [more] VLD2011-7
pp.33-38
VLD 2011-03-02
15:30		 Okinawa Okinawaken-Danjo-Kyodo-Sankaku Center Investigation and Evaluation of Sleep Signal Control based on a History Information for Fine-grain Power Gating
Tetsuya Muto, Kimiyoshi Usami (Shibaura Inst. of Tech.) VLD2010-121		 In Fine-grain Power Gating which reduces the leakage power by cutting Power Supply, Break Even Time(BET) which is the ti... [more] VLD2010-121
pp.31-36
ICD, SDM 2010-08-26
13:25		 Hokkaido Sapporo Center for Gender Equality Design Constraint of Fine Grain Supply Voltage Control LSI -- In the case of Power Gating Technique --
Atsuki Inoue (Fujitsu Lab. Ltd.) SDM2010-132 ICD2010-47		 Supply voltage control technique for realizing low power LSI is utilized not only for general purpose processors but als... [more] SDM2010-132 ICD2010-47
pp.45-49
RECONF 2008-05-23
09:00		 Fukushima The University of Aizu Designing And Evaluating Dynamically Reconfigurable Processor with Power Gating Technique
Yoshiki Saito (Keio Univ.), Toshiaki Shirai (Shibaura Inst.), Takuro Nakamura, Takashi Nishimura, Yohei Hasegawa, Satoshi Tsutsumi (Keio Univ.), Toshihiro Kashima, Mitsutaka Nakata, Seidai Takeda, Kimiyoshi Usami (Shibaura Inst.), Hideharu Amano (Keio Univ.) RECONF2008-10		 A dynamically reconfigurable processor achieves high performance making the best use of high degree of parallelism with ... [more] RECONF2008-10
pp.55-60
 Results 1 - 9 of 9  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan