IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 40 of 1245 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICTSSL, CAS 2024-01-25
11:00
Kanagawa
(Primary: On-site, Secondary: Online)
Performance effect of memory access pattern for high-level synthesized sprite drawing hardware
Yuka Otani, Akira Yamawaki (Kyutech) CAS2023-85 ICTSSL2023-38
We are developing a sprite drawing hardware suitable for high-level synthesis. Sprite drawing stores the sprite image in... [more] CAS2023-85 ICTSSL2023-38
pp.17-22
ED, MWPTHz 2023-12-21
17:35
Miyagi RIEC, Tohoku Univ.
(Primary: On-site, Secondary: Online)
Characterization of high-speed wavelength switching of wavelength tunable laser and its applicability to optical switches
Ryo Matsumoto, Naoto Masutomi, Ryota Kaide, Yuya Mikami (Kyushu Univ.), Yuta Ueda (NTT), Kazutoshi Kato (Kyushu Univ.) ED2023-58 MWPTHz2023-68
With the rapid increase in communication traffic in recent years, high-speed optical switches are required for optical c... [more] ED2023-58 MWPTHz2023-68
pp.25-28
SIS 2023-12-07
11:00
Aichi Sakurayama Campus, Nagoya City University
(Primary: On-site, Secondary: Online)
Data Path Parallelization to Improve Performance of High-level Synthesized Sprite Drawing Hardware
Yuka Otani, Akira Yamawaki (Kyutech) SIS2023-24
A mobile terminal architecture which can dynamically reconfigure the optimal hardware for each application can achieve h... [more] SIS2023-24
pp.1-6
SIS 2023-12-07
11:20
Aichi Sakurayama Campus, Nagoya City University
(Primary: On-site, Secondary: Online)
Development of a real-time non-photorealistic rendering system with a high-level synthesized pencil drawing style image conversion hardware
Honoka Tani, Akira Yamawaki (Kyutech) SIS2023-25
We developed non-photorealistic rendering (NPR) libraries optimized for high-level synthesis (HLS) technology that autom... [more] SIS2023-25
pp.7-12
SANE 2023-12-08
15:30
Overseas Surakarta, Indonesia
(Primary: On-site, Secondary: Online)
Development of Reconfigurable NLFM Chirp Generator using FPGA
Muhammad Hamka Ibrahim, Subuh Pramono (UNS), Josaphat Tetuko Sri Sumantyo (Chiba Univ) SANE2023-88
Nonlinear frequency modulation (NLFM) has advantages of suppressing the sidelobes. In this paper, the development of NLF... [more] SANE2023-88
pp.153-155
NLP 2023-11-29
14:15
Okinawa Nago city commerce and industry association Reproduction of nonlinear dynamics of asthma delay model using ergodic sequential logic and efficient FPGA implementation
Isaki Yamamoto, Hiroyuki Torikai (Hosei Univ.) NLP2023-77
Lipopolysaccharides (LPS) present in the air and other media act as endotoxins when they enter blood vessels. Depending ... [more] NLP2023-77
p.74
NLP 2023-11-29
16:10
Okinawa Nago city commerce and industry association Stochastic Digital Cochlea Model for Mimicking Fundamental Characteristics of Mammalian Cochlea
Sone Koki, Torikai Hiroyuki (Hosei Univ.) NLP2023-81
This paper introduces a stochastic digital cochlear model. The study demonstrates that the model is capable of mimicking... [more] NLP2023-81
p.89
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-15
15:30
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
*
Itsuki Akeno, Hiro Yamazaki, Tetsuya Asai, Kota Ando (Hokkaido Univ) VLD2023-41 ICD2023-49 DC2023-48 RECONF2023-44
We propose a processor architecture for neural network (NN) training in edge and prototype it on an FPGA (Field--Program... [more] VLD2023-41 ICD2023-49 DC2023-48 RECONF2023-44
pp.64-69
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-16
13:45
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
A Proposal for Acceleration of FPGA-based Linear Equation Solver using Speculative Execution System
Naoki Kakine, Shuto Yuya, Atsushi Kubota, Tetsuo Hironaka (HCU) VLD2023-53 ICD2023-61 DC2023-60 RECONF2023-56
(To be available after the conference date) [more] VLD2023-53 ICD2023-61 DC2023-60 RECONF2023-56
pp.119-124
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-16
14:10
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
Hardware obfuscation method using Obfuscator-LLVM and Bambu
Mikiya Ogura, Shuichi Ichikawa (Toyohashi Univ. Tech.) VLD2023-54 ICD2023-62 DC2023-61 RECONF2023-57
Hardware obfuscation serves as a countermeasure against hardware reverse engineering. Yamada et al. employed the OLLVM s... [more] VLD2023-54 ICD2023-62 DC2023-61 RECONF2023-57
pp.125-130
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-17
14:10
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
Configuration Data Compression for SLM Fine-grained Reconfigurable Logic
Souhei Takagi, Takuya Kozima, Hideharu Amano (Keio Univ), Morihiro Kuga, Masahiro Iida (Kumamoto Univ) VLD2023-72 ICD2023-80 DC2023-79 RECONF2023-75
SLM (Scalable Logic Module) is a fine-grained reconfigurable logic developed by Kumamoto University, characterized by it... [more] VLD2023-72 ICD2023-80 DC2023-79 RECONF2023-75
pp.215-220
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-17
14:50
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
Hardware Compression Method Applying Bernoulli Approximation for Bayesian Neural Networks
Taisei Saito, Kota Ando, Tetsuya Asai (Hokkaido Univ.) VLD2023-73 ICD2023-81 DC2023-80 RECONF2023-76
This study focuses on efficiently lightweighting Bayesian deep learning algorithms and implementing them on FPGA. It com... [more] VLD2023-73 ICD2023-81 DC2023-80 RECONF2023-76
pp.221-226
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-17
15:40
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
High-Level Synthesis Implementation of a Reservoir Computing based on Chaotic Boltzmann Machine -- Improving scalability and efficiency of sparse matrix multiplication through a dedicated data compression in external memory --
Shigeki Matsumoto, Yuki Ichikawa, Nobuki Kajihara (IVIS), Hakaru Tamukoh (kyutech) VLD2023-75 ICD2023-83 DC2023-82 RECONF2023-78
This paper reports on an FPGA implementation of Chaotic Boltzmann Machine Reservoir Computing (CBM-RC). The reservoir wi... [more] VLD2023-75 ICD2023-83 DC2023-82 RECONF2023-78
pp.231-236
SANE 2023-11-13
13:05
Chiba Chiba Univ. (Nishi-Chiba Campus)
(Primary: On-site, Secondary: Online)
Board design of digital chirp generator using FPGA
Yoshiaki Saito, Kazuteru Namba, Josaphat Tetuko Sri Sumantyo (Chiba Univ.) SANE2023-52
Remote sensing, which enables observation of an object without touching it, has been widely used for earth observation i... [more] SANE2023-52
pp.28-33
ICD, HWS 2023-10-31
14:20
Mie  
(Primary: On-site, Secondary: Online)
Evaluation of Time-to-Digital Converter in Laser Fault Injection Detection on FPGA
Shungo Hayashi, Junichi Sakamoto (YNU/AIST), Masaki Chikano, Tsutomu Matsumoto (YNU) HWS2023-56 ICD2023-35
Fault injection attacks are attacks that intentionally introduce faults into a running device in order to expose interna... [more] HWS2023-56 ICD2023-35
pp.10-15
SIS, ITE-BCT 2023-10-12
16:30
Yamaguchi HISTORIA UBE
(Primary: On-site, Secondary: Online)
[Tutorial Lecture] Technical Development of Intrusion Prevention Systems with Reconfigurable Devices
Tomoaki Sato (Hokusei Gakuen Univ.) SIS2023-19
The frequency of Internet use continues to increase in telework and remote work environments. Concurrently, there has be... [more] SIS2023-19
pp.19-24
MIKA
(3rd)
2023-10-10
15:35
Okinawa Okinawa Jichikaikan
(Primary: On-site, Secondary: Online)
[Poster Presentation] FPGA Prototyping of a Coordinated OFDMA Wireless Communication System on Lunar Exploration and Inside Satellites
Yuhei Nagao (Radrix), Takayuki Yamazaki (Gigafirm), Taiki Takamatsu, Chihaya Kato, Johta Awano (JAXA)
There is a growing demand for high-speed and versatile wireless communication system that can be used in the space envir... [more]
NLP, CAS 2023-10-06
16:00
Gifu Work plaza Gifu Operaton analysis in sparse binary neural networks
Hiroki Nonaka, Toshimichi Saito (HU) CAS2023-45 NLP2023-44
This paper studies periodic orbits in a dynamic binary neural network constructed by the signum activation function and ... [more] CAS2023-45 NLP2023-44
pp.66-69
NLP, CAS 2023-10-07
11:30
Gifu Work plaza Gifu Reproduction of Firing Phenomena in a Piecewise Constant Neuron Model by Automatic Cellular Differentiation Method
Kengo Hosoi, Hiroyuki Torikai (Hosei Univ) CAS2023-53 NLP2023-52
In this study, the cellular differentiation method for a piecewise-constant neuron model is designed using hardware. The... [more] CAS2023-53 NLP2023-52
pp.104-105
NS 2023-10-04
14:55
Hokkaido Hokkaidou University + Online
(Primary: On-site, Secondary: Online)
Study of high availability VPN gateway with hardware accelerator
Kotomi Takahashi, Katsuma Miyamoto, Hiroki kano, Shinya Kawano, Yasuyuki matsuoka (NTT) NS2023-75
In recent years, the amount of VPN (Virtual Private Network) traffic has been increasing due to the spread of teleworkin... [more] NS2023-75
p.29
 Results 21 - 40 of 1245 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan