|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
HWS |
2021-04-12 10:50 |
Tokyo |
Tokyo University/Online (Primary: On-site, Secondary: Online) |
Performance Evaluation of an FPGA-Based Pairing Computation Accelerator Junichi Sakamoto, Naoki Yoshida, Tsutomu Matsumoto (YNU) HWS2021-3 |
Several hardware-based accelerators have been proposed to speed up or reduce the power consumption of computationally ex... [more] |
HWS2021-3 pp.13-18 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|