IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 27 of 27 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, ICD 2008-03-05
15:45
Okinawa TiRuRu MOS Analog Module Generation
Akio Fujii, Takehiko Matsuo, Toru Fujimura, Bo Yang, Shigetoshi Nakatake (Univ. of Kitakyushu) VLD2007-143 ICD2007-166
This paper addresses the module layout configuration issue of MOS analog LSI. We notice that the key characteristic of t... [more] VLD2007-143 ICD2007-166
pp.37-42
NC 2007-11-18
15:15
Saga Saga Univ. Evaluation of a CMOS Spiking Neural Network LSI with STDP Function
Hideki Tanaka, Takashi Morie (Kyutech), Kazuyuki Aihara (Tokyo Univ.) NC2007-61
In some spiking neuron models, analog information is expressed by the
timing of neuronal spike firing events, and synap... [more]
NC2007-61
pp.37-42
SDM, VLD 2007-10-31
15:00
Tokyo Kikai-Shinko-Kaikan Bldg. Scaled CMOS Modeling on Analog Small Signal parameters
Takeshi Kida, Shin-ichi Ohkawa, Hiroo Masuda (Renesas) VLD2007-67 SDM2007-211
In sub-100-nm device, mismatch characteristics of threshold voltage and drain current have been degraded. This phenomeno... [more] VLD2007-67 SDM2007-211
pp.35-39
SDM, VLD 2007-10-31
15:50
Tokyo Kikai-Shinko-Kaikan Bldg. Technical Trends of Mismatch Modeling on Analog CMOS Circuit
Hiroo Masuda, Takeshi Kida, Shin-ichi Ohkawa (Renesas) VLD2007-69 SDM2007-213
In sub-100-nm device, mismatch characteristics of threshold voltage and drain current have been degraded. This phenomeno... [more] VLD2007-69 SDM2007-213
pp.47-54
SIP, ICD, IE, IPSJ-SLDM
(Joint) [detail]
2007-10-25
11:50
Fukushima Aidu-Higasiyama-Onsen Kuturogijuku An Analog Moving-Object-Localization VLSI System Employing OR-Amplification of Pixel Activities
Yusuke Niki, Yasuo Manzawa, Satoshi Kametani, Tadashi Shibata (Univ. of Tokyo) SIP2007-114 ICD2007-103 IE2007-73
An analog VLSI for real-time moving object localization has been developed based on binarized pixel data (activity bits)... [more] SIP2007-114 ICD2007-103 IE2007-73
pp.23-28
NC 2006-03-16
13:00
Tokyo Tamagawa University Binocular vision system emulating computation in primary visual cortex
Kazuhiro Shimonomura, Takayuki Kushima, Tetsuya Yagi (Osaka Univ.)
We describe a binocular vision system to emulate a disparity computation in the primary visual cortex (V1). The system c... [more] NC2005-130
pp.31-36
ICD 2005-07-15
10:45
Aichi Toyohashi Univ. of Tech. An Image Filtering Processor for Face/Object Recognition Using Merged/Mixed Analog-Digital Architecture
Keisuke Korekado, Takashi Morie (Kyushu Insti. of Tech.), Osamu Nomura (Canon), Teppei Nakano (Kyushu Insti. of Tech.), Masakazu Matsugu (Canon), Atsushi Iwata (Hiroshima Univ.)
This paper proposes an image-filtering processor LSI based on a hybrid approach using pulse-width modulation (PWM) and d... [more] ICD2005-58
pp.19-23
 Results 21 - 27 of 27 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan