IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 9 of 9  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SDM, ICD, ITE-IST [detail] 2021-08-18
13:00
Online Online [Invited Talk] A 12nm autonomous driving processor running 60.4 TOPS and 13.8 TOPS/W CNNs with task-separated ASIL D control
Katsushige Matsubara, Lieske Hanno (Renesas Electronics), Motoki Kimura (Renesas Electronics Europe), Atsushi Nakamura, Manabu Koike, Kazuaki Terashima, Shun Morikawa, Yoshihiko Hotta, Takahiro Irita, Seiji Mochizuki, Hiroyuki Hamasaki, Tatsuya Kamei (Renesas Electronics) SDM2021-39 ICD2021-10
Next-generation driver assistance systems and automated driving systems require both high performances to realize enormo... [more] SDM2021-39 ICD2021-10
pp.48-53
VLD, DC, CPSY, RECONF, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2019-11-14
15:20
Ehime Ehime Prefecture Gender Equality Center A Generation Method of Easily Testable Functional k Time Expansion Model for a Transition Fault Model Using Controller Augmentation and Partial Scan Designs
Yuta Ishiyama, Toshinori Hosokawa, Yuki Ikegaya (Nihon Univ.) VLD2019-43 DC2019-67
One of the challenges on VLSI testing is to reduce the area overhead and test application time of design-for-testability... [more] VLD2019-43 DC2019-67
pp.133-138
DC 2019-02-27
14:30
Tokyo Kikai-Shinko-Kaikan Bldg. A Compaction Method for Test Sensitization State in Controllers
Yuki Ikegaya, Yuta Ishiyama, Toshinori Hosokawa, Hiroshi Yamazaki (Nihon Univ.) DC2018-80
One of the challenges on VLSI testing is to reduce the area overhead of design-for-testability and to increase the fault... [more] DC2018-80
pp.55-60
ICD, SDM, ITE-IST [detail] 2016-08-03
13:20
Osaka Central Electric Club [Invited Talk] A 16nm FinFET Heterogeneous Nona-Core SoC Supporting Functional Safety Standard ISO26262 ASIL B
Chikafumi Takahashi, Shinichi Shibahara, Kazuki Fukuoka, Jun Matsushima, Yuko Kitaji (Renesas System Design), Yasuhisa Shimazaki, Hirotaka Hara, Takahiro Irita (Renesas Electronics) SDM2016-64 ICD2016-32
This paper presents an SoC for the next generation of car infotainment, achieving high performance powered by nine heter... [more] SDM2016-64 ICD2016-32
pp.105-110
DC 2016-06-20
15:15
Tokyo Kikai-Shinko-Kaikan Bldg. A Binding Method for Testability to Generate Easily Testable Functional Time Expansion Models
Mamoru Sato, Toshinori hosokawa, Tetsuya Masuda, Jun Nishimaki (Nihon Univ.), Hideo Fujiwara (Osaka Gakuin Univ.) DC2016-14
A test generation method for datapaths using easily testable functional time expansion models was proposed as efficient ... [more] DC2016-14
pp.25-30
NLP 2015-05-19
10:25
Aomori Yu-sa Asamushi A Method for Determining Parameter Values of the Cochlea Reflectionless Transmission-Line Model
Takemori Orima, Yoshihiko Horio (Tokyo Denki Univ.), Tohru Kohda (Kyushu Univ.) NLP2015-35
Cochlea models are good candidates for a high-performance frequency analyzer. The passive transmission-line model propos... [more] NLP2015-35
pp.45-50
DC 2014-12-19
17:15
Toyama   [Invited Talk] Trends in the international safety standard for motorcycles
Sei Takahashi (Nihon Univ.) DC2014-77
ISO 26262 (Road vehicles -- Functional safety) was published in November 2011. In this standard, hazardous events associ... [more] DC2014-77
pp.55-60
DC 2013-06-21
13:45
Tokyo Kikai-Shinko-Kaikan Bldg. A Controller Augmentation Method to Generate Functional k-Time Expansion Models for Data Path Circuits
Yusuke Kodama, Jun Nishimaki, Tetsuya Masuda, Toshinori Hosokawa (Nihon Univ), Hideo Fujiwara (Osaka Gakuin Univ) DC2013-10
In recent years, various high-level test synthesis methods for LSIs have been proposed for the improvement in design pro... [more] DC2013-10
pp.1-6
RECONF 2011-05-13
13:55
Hokkaido Hokkaido Univ. (Faculty of Eng., B3 Bldg.) A Homogeneous Routing Architecture for Efficient FPGA Design
Kazuki Inoue, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2011-19
In previous work, we have designed a prototype chip of island-style FPGA architecture. This architecture has very comple... [more] RECONF2011-19
pp.109-114
 Results 1 - 9 of 9  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan