IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 9 of 9  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2022-03-11
14:30
Online Online Highly Efficient Mixed Criticality System Using Fluid Scheduling
Kosuke Yashima, Nobuyuki Yamasaki (Keio Univ.) CPSY2021-64 DC2021-98
In recent real-time systems, it is necessary to deal with tasks whose execution time varies depending on the situation.
... [more]
CPSY2021-64 DC2021-98
pp.115-119
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2021-03-26
14:20
Online Online IPC control mechanism for highly efficient RT-DVFS
Atsushi Santo, Nobuyuki Yamasaki (Keio Univ.) CPSY2020-65 DC2020-95
Embedded real-time systems requires power consumption while satisfying real-time performance. RT-DVFS and real-time sch... [more] CPSY2020-65 DC2020-95
pp.91-96
CPSY, RECONF, VLD, IPSJ-ARC, IPSJ-SLDM [detail] 2021-01-25
13:45
Online Online Throughput improvement of Responsive Link with High Speed Transceiver in FPGA
Masahiko Takahashi, Yamasaki Nobuyuki (Keio Univ.) VLD2020-46 CPSY2020-29 RECONF2020-65
In a real-time system, there is a requirement that not only the accuracy of the processing result but also the execution... [more] VLD2020-46 CPSY2020-29 RECONF2020-65
pp.40-45
VLD, DC, CPSY, RECONF, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2019-11-15
16:10
Ehime Ehime Prefecture Gender Equality Center Low Latency Interrupt Handling Scheme By Using Interrupt Wake-Up Mechanism
Ryo Wada, Nobuyuki Yamasaki (Keio Univ.) CPSY2019-50
Recently, embedded real-time systems used in spacecraft and automobiles have become increasingly complex and are require... [more] CPSY2019-50
pp.71-76
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2019-03-17
15:50
Kagoshima Nishinoomote City Hall (Tanega-shima) Real-Time Voltage and Frequency Scaling Scheme with IPC Controlling for SMT Processor
Hiromi Suzuki, Yousuke Ide, Yuta Tsukahara, Nobuyuki Yamasaki (Keio Univ) CPSY2018-106 DC2018-88
In the field of Real-Time embedded systems, both of high-performance and low-power consumption are required. In this pap... [more] CPSY2018-106 DC2018-88
pp.161-166
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2015-12-03
12:05
Nagasaki Nagasaki Kinro Fukushi Kaikan A Low Latency Real-Time Execution on Dependable Responsive Multithreaded Processor II
Yusuke Hatori, Kohei Osawa (Keio Univ.), Keigo Mizotani (Nintendo), Hiroyuki Chishiro, Nobuyuki Yamasaki (Keio Univ.) CPSY2015-75
Recent embedded real-time systems have required multiprocessors to achieve not only real-time con-
straints but also hi... [more]
CPSY2015-75
pp.81-86
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2015-03-07
10:45
Kagoshima   Real-Time Static Voltage and Frequency Scaling on RMT Processor with Instructions Per Clock Cycle Control
Kenji Yamada, Yusuke Hatori, Shuma Hagiwara, Keigo Mizotani, Masayoshi Takasu, Nobuyuki Yamasaki (Keio Univ.) CPSY2014-179 DC2014-105
In Recent embedded real-time systems, not only high performance but also low power consumption is
required. To meet the... [more]
CPSY2014-179 DC2014-105
pp.101-106
RECONF, CPSY, VLD, IPSJ-SLDM [detail] 2015-01-30
16:30
Kanagawa Hiyoshi Campus, Keio University A Low Latency Real-Time Execution on Dependable Responsive Multithreaded Processor
Keigo Mizotani, Yusuke Hatori, Yusuke Kumura, Masayoshi Takasu, Hiroyuki Chishiro, Nobuyuki Yamasaki (Keio Univ.) VLD2014-149 CPSY2014-158 RECONF2014-82
In recent embedded real-time systems, there are many systems with both hard real-time tasks and soft real-time tasks. Wh... [more] VLD2014-149 CPSY2014-158 RECONF2014-82
pp.227-232
ICD, IPSJ-ARC 2011-01-20
10:00
Kanagawa Keio University (Hiyoshi Campus) 3D-Packaging Method for Microminiature SiP using Hybrid FPC.
Kikuo Wada, Ryouji Ohsu (NECAT), Shigekazu Hino (HINO Jisso Design), Nobuyuki Yamasaki (Keio University)
(To be available after the conference date) [more] ICD2010-129
pp.1-6
 Results 1 - 9 of 9  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan