IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 2 of 2  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC 2009-02-16
11:30		 Tokyo   Decimal adder using abacus architecture and its application to residue arithmetic
Tadahito Iijima, Shugang Wei (Gunma Univ.) DC2008-71		 In a decimal number system, arithmetic circuits are implemented by using the binary number representations well known as... [more] DC2008-71
pp.19-23
CPM, ICD 2008-01-18
09:40		 Tokyo Kikai-Shinko-Kaikan Bldg Arithmetic operation circuit based on abacus architecture
Syunsuke Nagasawa, Shugang Wei (Gunma Univ) CPM2007-137 ICD2007-148		 In arithmetic circuits, the carrying propagation limits the
operation speed. To shorten the length of the carrying pr... [more]		 CPM2007-137 ICD2007-148
pp.53-58
 Results 1 - 2 of 2  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan