IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 9 of 9  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, RECONF, ICD, IPSJ-SLDM
(Joint) [detail]
2021-12-02
10:35
Online Online Calculation method of correctly rounded exponential function on an FPGA
Takuya Haraguchi, Naofumi Takagi (Kyoto Univ.) VLD2021-35 ICD2021-45 DC2021-41 RECONF2021-43
We propose the FPGA-oriented calculation method of correctly rounded exponential function, exp, which is one of the func... [more] VLD2021-35 ICD2021-45 DC2021-41 RECONF2021-43
pp.105-110
ISEC 2021-05-19
15:00
Online Online [Invited Talk] Efficiency and Accuracy Improvements of Secure Floating-Point Addition over Secret Sharing (from IWSEC 2020)
Kota Sasaki (The Univ. of Tokyo), Koji Nuida (Kyushu Univ.) ISEC2021-8
In secure multiparty computation (MPC), floating-point numbers should be handled in many potential applications, but the... [more] ISEC2021-8
p.33
MBE, NC
(Joint)
2018-03-14
10:50
Tokyo Kikai-Shinko-Kaikan Bldg. Effect of floating point precision on dynamics of membrane potential in neuronal simulation
Kazuhisa Fujita (NIT, Tsuyama Col./ UEC), Yoshiki Kashimori (UEC) NC2017-90
In recent years, a large-scale simulation and a real-time simulation of the neural system has been extensively attempted... [more] NC2017-90
pp.133-138
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2017-11-07
10:55
Kumamoto Kumamoto-Kenminkouryukan Parea A Study of Pipelined Hardware Design of Matrix Inversion for Signal Separation in MIMO-OFDM Wireless Communication
Takashi Imagawa (Ritsumeikan Univ.), Takahiro Ikeshita, Hiroshi Tsutsui, Yoshikazu Miyanaga (Hokkaido Univ.) VLD2017-45 DC2017-51
With the increase in the number of MIMO streams and OFDM subcarriers for high-speed wireless communication, the amount o... [more] VLD2017-45 DC2017-51
pp.105-108
EMM 2017-01-31
10:30
Miyagi Tohoku University (Miyagi) Parameter Memorization-Free Reversible Data Hiding for HDR Images
Ryo Oishi, Masaaki Fujiyoshi, Hitoshi Kiya (Tokyo Metro. Univ.) EMM2016-82
This paper proposes a reversible data hiding (RDH) method for high dynamic range (HDR) images. In HDR images, in contras... [more] EMM2016-82
pp.49-54
ITS, IE, ITE-AIT, ITE-HI, ITE-ME [detail] 2014-02-17
10:20
Hokkaido Hokkaido Univ. Relaxation of Restriction on HDR Image Formats for A Fixed-Point Tone Mapping Operation
Atsushi Tashiro (Tokyo Metropolitan Univ), Tatsuya Murofushi, Toshiyuki Dobashi (Tokyo Metropolitan Univ.), Masahiro Iwahashi (Nagaoka Univ. of Tech.), Hitoshi Kiya (Tokyo Metropolitan Univ.) ITS2013-34 IE2013-99
This paper proposes an integer tone mapping operation (TMO) with fixed-point arithmetic
for high dynamic range (HDR) im... [more]
ITS2013-34 IE2013-99
pp.25-30
ITS, IE, ITE-AIT, ITE-HI, ITE-ME [detail] 2013-02-18
13:40
Hokkaido Hokkaido Univ. AN INTEGER OPERATION OF GLOBAL TONE MAPPING FOR HDR IMAGES
Tatsuya Murofushi (Tokyo Metropolitan Univ.), Masahiro Iwahashi (Nagaoka Univ. of Tech.), Hitoshi Kiya (Tokyo Metropolitan Univ.) ITS2012-38 IE2012-118
This paper proposes a new tone mapping operation which is implemented in integer input and integer output.
A tone mappi... [more]
ITS2012-38 IE2012-118
pp.221-226
DC, CPSY 2011-04-12
13:25
Tokyo   A Note on Data Compression of Double-Precision Floating-Point Numbers for Massively Parallel Numerical Simulations
Mamoru Ohara, Takashi Yamaguchi (TIRI) CPSY2011-2 DC2011-2
In numerical simulations using massively parallel computers like GPGPU (General-Purpose computing on Graphics Processing... [more] CPSY2011-2 DC2011-2
pp.5-10
NLP 2007-03-06
10:15
Miyagi   Resistive ladder D/A converters for floating-point representation
Hiroyuki Tomura, Toshimichi Saito (Hosei Univ.)
This paper presents a circuit model of a floating-point resistive ladder D/A converter.
In the circuit, the mantissa i... [more]
NLP2006-157
pp.17-20
 Results 1 - 9 of 9  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan