|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
QIT (2nd) |
2019-11-19 16:00 |
Tokyo |
Gakushuin University |
Proposal of Efficient Quantum Modular Addition Circuit and its Implementation Kento Oonishi (UTokyo/ Keio Univ.), Tomoki Tanaka (MUFG/ MUFG Bank/ Keio Univ.), Shumpei Uno (MHIR/ Keio Univ.), Naoki Yamamoto (Keio Univ.), Noboru Kunihiro (Tsukuba Univ.) |
In this paper, we propose more efficient quantum addition and modular addition circuits and estimate the number of quant... [more] |
|
IPSJ-SLDM, VLD, CPSY, RECONF [detail] |
2010-01-26 16:20 |
Kanagawa |
Keio Univ (Hiyoshi Campus) |
Implementation Method and Performance Evaluation of Residue Arithmetic Circuits Using Signed-Digit Number Representation Mingda Zhang, Shugang Wei (Gunma Univ.) VLD2009-81 CPSY2009-63 RECONF2009-66 |
[more] |
VLD2009-81 CPSY2009-63 RECONF2009-66 pp.77-82 |
VLD, CPSY, RECONF, IPSJ-SLDM |
2007-01-17 14:50 |
Tokyo |
Keio Univ. Hiyoshi Campus |
Design of Residue Dividers Using Signed-Digit Number Residue Addition Peng Jia, Shugang Wei (Gunma Univ.) |
(To be available after the conference date) [more] |
VLD2006-88 CPSY2006-59 RECONF2006-59 pp.19-24 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|