| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| PN | 2024-04-30 13:05 |
Tokyo | (Primary: On-site, Secondary: Online) |
[Invited Talk]
Technical Trends and Future Outlook for Access Networks Kenichi Goto (FEC)  PN2024-1 |
(To be available after the conference date) [more] | PN2024-1 pp.1-7 |
| NS, IN (Joint) |
2024-03-01 14:15 |
Okinawa | Okinawa Convention Center | A Study of Power Consumption Reduction by Dynamic Hardware Offload in Virtualized Base Stations Riichiro Nagareda, Chikara Sasaki, Atsushi Tagami (KDDI Research), Tomohiro Otani (KDDI) IN2023-103 |
Sixth-generation (6G) mobile communication systems have been studied to deal with the exponential increase in mobile tr... [more] |
IN2023-103 pp.225-230 |
| CS | 2023-11-09 10:57 |
Shizuoka | Plaza Verde | A Study on Low Power Consumption by Optimizing Communication Rate in PON System for Mobile Networks Hiroyuki Saito, Yoshihiro Nakahira, Masayuki Kashima, Masahiro Sarashina (OKI) CS2023-66 |
Traffic is increasing year by year due to the increase in the number of telework users triggered by the recent spread of... [more] | CS2023-66 pp.19-20 |
| SS, DC | 2023-10-11 16:50 |
Nagano | (Primary: On-site, Secondary: Online) |
Low power consumption of neural networks using memory bit reduction and sampling Hirokazu Kodachi, Masato Kitakami (Chiba Univ.) SS2023-26 DC2023-32 |
Advances in machine learning and the use of big data have increased the computational complexity of neural networks. As ... [more] | SS2023-26 DC2023-32 pp.27-31 |
| IPSJ-SLDM, RECONF, VLD [detail] | 2023-01-24 10:55 |
Kanagawa | Raiosha, Hiyoshi Campus, Keio University (Primary: On-site, Secondary: Online) |
Study on Wireless Transmission Data Reduction Method and Its Implementation in Emotion Recognition System Using Electroencephalogram Yuuki Harada, Daisuke Kanemoto, Tetsuya Hirose (Osaka Univ.) VLD2022-66 RECONF2022-89 |
Recently, there has been a great deal of research on emotion recognition and its application using electroencephalogram.... [more] | VLD2022-66 RECONF2022-89 pp.40-44 |
| NS, ICM, CQ, NV (Joint) |
2022-11-24 13:50 |
Fukuoka | Humanities and Social Sciences Center, Fukuoka Univ. + Online (Primary: On-site, Secondary: Online) |
Investigation of power consumption optimization method for distributed video analysis systems Hideyuki Shimonishi, Masayuki Murata (Osaka Univ.), Go Hasegawa (Tohoku Univ.) CQ2022-52 |
For the future cyber-physical society, it will be necessary to construct digital twins of real-world in large scale and ... [more] | CQ2022-52 pp.28-33 |
| CPSY, DC, IPSJ-ARC [detail] | 2022-07-27 09:45 |
Yamaguchi | Kaikyo Messe Shimonoseki (Primary: On-site, Secondary: Online) |
Enrei Jo, Rei Miura, Toshinori Hosokawa (Nihon Univ), Masayosi Yoshimura (KSU) CPSY2022-1 DC2022-1 |
In recent years, with the low power design of VLSIs, many low power oriented don't care (X) identification methods and X... [more] | CPSY2022-1 DC2022-1 pp.1-6 |
| CQ | 2022-07-21 14:55 |
Osaka | Ritsumeikan Ibaraki Future Plaza Conference Hall (Primary: On-site, Secondary: Online) |
A Quantitative Evaluation of Power Consumption Reduction by Hardware Offload for Virtualized Base Stations Riichiro Nagareda, Genichi Mouri, Chikara Sasaki, Atsushi Tagami (KDDI/KDDI Research) CQ2022-19 |
B5G (Beyond Fifth Generation) and 6G (Sixth Generation) mobile communication systems have been developed for Society 5.0... [more] | CQ2022-19 pp.13-18 |
| HWS, VLD | 2019-02-27 15:20 |
Okinawa | Okinawa Ken Seinen Kaikan | Design Flow of Circuits with Multiple Supply Voltages for Power Reduction in General-Synchronous Framework Masataka Aoki, Yukihide Kohira (Univ. of Aizu) VLD2018-102 HWS2018-65 |
In general-synchronous framework (g-frame), in which a clock is not assumed to be distributed to all registers simultane... [more] | VLD2018-102 HWS2018-65 pp.55-60 |
| ICD, CPSY, CAS | 2017-12-14 15:10 |
Okinawa | Art Hotel Ishigakijima | Gate Leakage Issues in Low-Power Oscillator-type Sensor Circuits Yusuke Imanaka, Hiroyuki Ito, Shiro Dosho, Noboru Ishihara, Kazuya Masu (Tokyo Tech.) CAS2017-96 ICD2017-84 CPSY2017-93 |
A sensor circuit based on a relaxation oscillator has merits such that a sensor signal can be easily digitized using a c... [more] | CAS2017-96 ICD2017-84 CPSY2017-93 p.137 |
| ICD, CPSY | 2016-12-16 14:20 |
Tokyo | Tokyo Institute of Technology | [Invited Talk]
A Data-Driven Processor Realizing Trillion Sensors Universe Hiroaki Nishikawa (Univ. of Tsukuba) ICD2016-96 CPSY2016-102 |
This paper introduces a data-driven processor aiming at realizing Trillion Sensors Universe. Execution control scheme in... [more] | ICD2016-96 CPSY2016-102 pp.139-144 |
| LQE, OPE, EMD, R, CPM | 2016-08-25 12:45 |
Hokkaido | [Invited Talk]
A standardization trend for high-speed optical transceivers Hideki Isono (FOC) R2016-24 EMD2016-28 CPM2016-37 OPE2016-58 LQE2016-33 |
The recent demand of the ICT capacity is increasing with drastic rate, and therefore the development of high-speed trans... [more] | R2016-24 EMD2016-28 CPM2016-37 OPE2016-58 LQE2016-33 pp.27-30 |
|
| VLD, CAS, MSS, SIP | 2016-06-16 11:40 |
Aomori | Hirosaki Shiritsu Kanko-kan | A method of reducing amount of operations on the bit serial multiply-accumulator and its application Daichi Okamoto (Okayama Prefectural Univ.), Masafumi Kondo (Kawasaki Univ. of Medical Welfare), Yoshihiro Sejima, Tomoyuki Yokogawa, Kazutami Arimoto, Yoichiro Sato (Okayama Prefectural Univ.) CAS2016-7 VLD2016-13 SIP2016-41 MSS2016-7 |
Although the digital hearing aids with the high functionality of digital signal processor (DSP) becomes widely used, its... [more] | CAS2016-7 VLD2016-13 SIP2016-41 MSS2016-7 pp.35-40 |
| NS, RCS (Joint) |
2015-12-17 13:00 |
Ehime | Matsuyama Community Center | [Invited Lecture]
5G R&D Activities for High Data Rate and Low-Power-Consumption Radio Access Technologies with Higher-Frequency-Band and Wider-Bandwidth Massive MIMO Yukihiko Okumura, Satoshi Suyama (NTT DOCOMO), Toshifumi Sato, Yasushi Maruta (NEC), Akihiro Okazaki, Atsushi Okamura (Mitsubishi Electric), Akihiro Otaka, Jun Terada (NTT) NS2015-133 RCS2015-249 |
In this report, we introduce our 5G R&D activities for “High Data Rate and Low-Power-Consumption Radio Access Technologi... [more] | NS2015-133 RCS2015-249 pp.37-42(NS), pp.35-40(RCS) |
| PN | 2015-09-01 09:00 |
Hokkaido | Asahidake Manseikaku Hotel Bearmonte | Evaluation of Router Power Reduction By Processing Speed Control Utilizing Support Vector Machines Hiroshi Kawase, Yojiro Mori, Hiroshi Hasegawa, Ken-ichi Sato (Nagoya Univ.) PN2015-16 |
In this paper, we propose a novel router performance control method for realizing power consumption reduction. The propo... [more] | PN2015-16 pp.31-35 |
| AP, SANE (Joint) |
2015-08-28 09:55 |
Ibaraki | Ibaragi Univ. Mito Campus | A 60GHz WLAN coverage detection method for fast session transfer from microwave to millimeter wave by using a downward directed directional antenna Tomoaki Kashihara, Hiroki Masuda, Shigeki Takeda, Kenichi Kagoshima, Masahiro Umehira (Ibaraki Univ.) AP2015-68 |
To solve the congestion of communication at microwave band, FST (fast session transfer) has been devised. While FST is a... [more] | AP2015-68 pp.43-48 |
| VLD, IPSJ-SLDM | 2015-05-14 11:35 |
Fukuoka | Kitakyushu International Conference Center | Control Signal Extraction for Sequential Clock Gating Using Time Expansion of Sequential Circuits Tomoya Goto, Kohei Higuchi, Masao Yanagisawa, Shinji Kimura (Waseda Univ.) VLD2015-4 |
Recently, clock gating is utilized as a method for reducing the dynamic power of LSI. Clock gating can be automatically... [more] |
VLD2015-4 pp.31-36 |
| CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] | 2015-03-07 08:55 |
Kagoshima | Improvements and evaluation of bias circuit control for CMOS analog circuit Ryohei Hori (Ritsumeikan Univ.), Toshio Kumamoto (OSU), Masayoshi Shirahata, Takeshi Fujino (Ritsumeikan Univ.) CPSY2014-175 DC2014-101 |
The power control using Noff (Normally-off) scheme for realization low power sensor node device is gathering a lot of at... [more] | CPSY2014-175 DC2014-101 pp.77-82 |
|
| CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] | 2015-03-07 10:20 |
Kagoshima | Dynamic Scheduling Algorithm for Automatically Parallelized and Power Reduced Applications on Multicore Systems Takashi Goto, Kohei Muto, Tomohiro Hirano, Hiroki Mikami (Waseda Univ.), Uichiro Takahashi, Sakae Inoue (Fujitsu), Keiji Kimura, Hironori Kasahara (Waseda Univ.) CPSY2014-178 DC2014-104 |
This paper proposes a dynamic scheduling algorithm for multiple automatically parallelized or power reduced applications... [more] | CPSY2014-178 DC2014-104 pp.95-100 |
|
| PN | 2014-11-27 14:25 |
Tokyo | [Invited Talk]
NTT R&D Initiatives to Improve Network Energy Efficiency Yuriko Tanaka, Atsushi Sakurai, Keiichi Saito, Toru Tanaka, Takeshi Iwato, Koki Asakimori, Joji Urata (NTT) PN2014-21 |
Global warming has emerged as a major public issue. There is also growing concern in the information and communications ... [more] | PN2014-21 pp.7-11 |
|
[Return to Top Page]