IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 41 - 47 of 47 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2009-12-04
11:00		 Kochi Kochi City Culture-Plaza Analysis of Layout Structure Dependence on Distance/Space Variation for MOS Transistors
Yuichi Sadohira, Shigetoshi Nakatake (Univ. of Kitakyusyu) VLD2009-61 DC2009-48		 In this paper, we investigate the dependency
of layout structures such as diffusion sharing/isolation and gate division... [more]		 VLD2009-61 DC2009-48
pp.137-142
VLD, CAS, SIP 2008-06-27
10:35		 Hokkaido Hokkaido Univ. A Large-scale Placement Framework Based on Mathematical Programming
Qing Dong, Bo Yang, Jing Li, Shigetoshi Nakatake (Univ. of Kitakyushu) CAS2008-23 VLD2008-36 SIP2008-57		  [more] CAS2008-23 VLD2008-36 SIP2008-57
pp.25-29
VLD, ICD 2008-03-05
15:20		 Okinawa TiRuRu Analog Floorplan with Soft-Module Configuration
Kentarou Murata, Kazuya Sasaki, Qing Dong, Jing Li, Shigetoshi Nakatake (Univ. of Kitakyushu) VLD2007-142 ICD2007-165		 In MOS analog design,
the transistor size is increasing as the supply voltage becomes lower, and the layout configurat... [more]		 VLD2007-142 ICD2007-165
pp.31-36
VLD, ICD 2008-03-05
15:45		 Okinawa TiRuRu MOS Analog Module Generation
Akio Fujii, Takehiko Matsuo, Toru Fujimura, Bo Yang, Shigetoshi Nakatake (Univ. of Kitakyushu) VLD2007-143 ICD2007-166		 This paper addresses the module layout configuration issue of MOS analog LSI. We notice that the key characteristic of t... [more] VLD2007-143 ICD2007-166
pp.37-42
ICD, VLD 2007-03-08
16:10		 Okinawa Mielparque Okinawa Programmable CMOS Analog Circuit with Body Biasing
Youhei Ide, Toru Fujimura, Shinya Takeshita, Masatoshi Nakamura, Shigetoshi Nakatake (Univ. of Kitakyushu) 		 [more] VLD2006-137 ICD2006-228
pp.109-114
ICD, VLD 2007-03-09
16:40		 Okinawa Mielparque Okinawa Sequence-Pair Based Compaction under Crosstalk Constraint
Tetsuya Tashiro, Takehiko Matsuo, Shigetoshi Nakatake (Univ. of Kitakyushu) 		 [more] VLD2006-157 ICD2006-248
pp.99-104
SIP, CAS, VLD 2006-06-22
15:50		 Hokkaido Kitami Institute of Technology Sequence-Pair Based Compaction under Equi-Length Constraint
Takehiko Matsuo (Univ. of Kitakyushu), Keiji Kida (Jedat), Tetsuya Tashiro, Shigetoshi Nakatake (Univ. of Kitakyushu) 		Equi-length constraints are widely used for a sub-stitution for IR-drop or skew constrains. This paper provides a linear... [more] CAS2006-6 VLD2006-19 SIP2006-29
pp.29-34
 Results 41 - 47 of 47 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan