IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 30 of 30 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2008-03-28
09:50
Kagoshima   An Asynchronous IEEE754-standard Single-precision Floating-point Divider for FPGA
Masayuki Hiromoto, Hiroyuki Ochi (Kyoto Univ.), Yukihiro Nakamura (Ritsumeikan Univ.) DC2007-105 CPSY2007-101
Synchronous design methodology is widely used for today's digital circuits. However, it is difficult to reuse a highly-... [more] DC2007-105 CPSY2007-101
pp.127-132
RECONF, CPSY, VLD, IPSJ-SLDM 2008-01-17
14:10
Kanagawa Hiyoshi Campus, Keio University A Tile Based Dynamically Reconfigurable Architecture with Dual ALU-array/RISC Processor Operating Mode Capability
Shin'ichi Kouyama, Masayuki Hiromoto, Hiroyuki Ochi (Kyoto Univ.), Yukihiro Nakamura (Ritsumeikan Univ.) VLD2007-128 CPSY2007-71 RECONF2007-74
 [more] VLD2007-128 CPSY2007-71 RECONF2007-74
pp.59-64
VLD, IPSJ-SLDM 2007-05-11
10:55
Kyoto Kyodai Kaikan An Asynchronous Single-precision Floating-point Divider and its Implementation on FPGA
Masayuki Hiromoto, Atsuko Takahashi, Shin'ichi Kouyama, Hiroyuki Ochi (Kyoto Univ.), Yukihiro Nakamura (Ritsumeikan Univ.) VLD2007-10
Synchronous design methodology is widely used for today's digital circuits. However, highly optimized synchronous design... [more] VLD2007-10
pp.19-24
RECONF 2006-05-18
11:30
Miyagi TOHOKU UNIVERSITY A Retargetable Compiler for Cell-Array Based Self-Reconfigurable Architecture
Masayuki Hiromoto, Shin'ichi Kouyama, Kentaro Nakahara, Hiroshi Tsutsui, Hiroyuki Ochi, Yukihiro Nakamura (Kyoto Univ.)
Simulation-based quantitative performance evaluation using specific applications is indispensable for developing archite... [more] RECONF2006-2
pp.7-12
KBSE, JSAI-KBS 2006-01-23
16:10
Kanagawa Keio Univ.(Hiyoshi) Identifying Strategies from Soccer Video Using Sequential Drawing Images
Yukihiro Nakamura, Shin Ando, Einoshin Suzuki (Yokohama National Univ.)
In this paper, we propose sequential drawing images to acquire knowledge in soccer and we identify strategies in video d... [more] KBSE2005-26
pp.31-36
MoNA, IN
(Joint)
2005-11-17
11:10
Fukuoka Fukuoka Institute of Technology Implementation of home appliance control system using Peer-to-Peer technology
Eiji Omata, Norihiro Ishikawa, Hiromitsu Sumino (NTT DoCoMo), Tomonori Izumi (Ritsumei Univ.), Hiroyuki Ochi, Yukihiro Nakamura (Kyoto Univ.)
 [more] MoMuC2005-61
pp.19-24
RECONF 2005-09-15
14:30
Hiroshima   A Simulation Platform for Designing Self-Reconfigurable Architecture and its application for Study on Coarse-Grained Devices
Shin'ichi Kouyama, Futoshi Morie, Kentaro Nakahara (Kyoto Univ.), Tomonori Izumi (Ritsumeikan Univ.), Hiroyuki Ochi, Yukihiro Nakamura (Kyoto Univ.)
 [more] RECONF2005-36
pp.37-42
RECONF 2005-05-12
13:00
Kyoto Kyoto University [Invited Talk] A general view on VLSI design methodology
Yukihiro Nakamura (Kyoto Univ.)
 [more] RECONF2005-6
pp.31-35
RECONF 2005-05-12
17:45
Kyoto Kyoto University A Simulation Platform for Evaluating Granularity of Self-Reconfigurable Device
Shin'ichi Kouyama, Futoshi Morie, Kentaro Nakahara (Kyoto Univ.), Tomonori Izumi (Ritsumeikan Univ.), Hiroyuki Ochi, Yukihiro Nakamura (Kyoto Univ.)
 [more] RECONF2005-14
pp.79-84
CPSY, VLD, IPSJ-SLDM 2005-01-25
11:30
Kanagawa   A Discussion on Fault Tolerance of Dynamic Reconfigurable Device
Naoki Ochi, Kentaro Nakahara, Futoshi Morie, Shin'ichi Kouyama, Tomonori Izumi, Hiroyuki Ochi, Yukihiro Nakamura (Kyoto Univ.)
Reconfigurable logic devices are expected to be key devices for systems in severe environment such as spacecrafts, satel... [more] VLD2004-101 CPSY2004-67
pp.23-28
 Results 21 - 30 of 30 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan