IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SIS 2008-06-13
12:50		 Hokkaido   Application of the massively parallel embedded processor (MX) to real-time image processing
Hiroyuki Yamasaki, Takeaki Sugimura, Hideyuki Noda, Osamu Yamamoto, Yoshihiro Okuno, Kazutami Arimoto (Renesas) SIS2008-20		 We developed the massively parallel embedded processor core (MX core) for the SoC(System on Chip) building in as an acce... [more] SIS2008-20
pp.33-38
CPSY 2007-10-25
13:40		 Kumamoto Kumamoto University The program development method of the massively parallel processor based on the matrix architecture.
Hiroyuki Yamasaki, Katsuya Mizumoto, Hideyuki Noda, Tetsu Nishijima, Kanako Yoshida, Takeaki Sugimura, Takashi Kurafuji, Osamu Yamamoto, Yoshihiro Okuno, Kazutami Arimoto (Renesas) CPSY2007-25		 Recently, the installed applications in the digital devices has been remarkably progressed. Considering these background... [more] CPSY2007-25
pp.7-12
ICD, SIP, IE, IPSJ-SLDM 2006-10-27
11:30		 Miyagi   Reconfigurable Stacked Memory System for Parallel Image Processing Using Three-Dimensional LSI Technology
Daijiro Amano, Takeaki Sugimura, Yuta Konishi, Takafumi Fukushima, Tetsu Tanaka, Mitsumasa Koyanagi (Tohoku Univ.) 		The real-time image processing system with a frame rate beyond video rate is required for the high-speed visual informat... [more] SIP2006-108 ICD2006-134 IE2006-86
pp.43-48
ICD, SIP, IE, IPSJ-SLDM 2006-10-27
11:50		 Miyagi   Design of parallel A/D Converter with Variation Correction for Parallel Image Processing system using Three-Dimensional Integration Technology
Yuta Konishi, Takeaki Sugimura, Daijirou Amano, Takafumi Fukushima, Tetsu Tanaka, Mitsumasa Koyanagi (Tohoku Univ.) 		 [more] SIP2006-109 ICD2006-135 IE2006-87
pp.49-54
RECONF 2006-05-18
13:00		 Miyagi TOHOKU UNIVERSITY [Special Invited Talk] Three-Dimensional Integration Technology and Reconfigurable 3D-SoC
Mitsumasa Koyanagi, Takeaki Sugimura, Takafumi Fukushima, Tetsu Tanaka (Tohoku Univ.) 		 [more] RECONF2006-3
pp.13-18
RECONF 2005-05-13
17:15		 Kyoto Kyoto University Robot Vision System with Three Dimensionally Integrated Reconfigurable Image Processor
Takeaki Sugimura, Jun Deguchi, Yuta Konishi, Yoshihiro Nakatani, Takafumi Fukushima, Atsushi Konno, Hiroyuki Kurino, Masaru Uchiyama, Mitsumasa Koyanagi (Tohoku Univ.) 		 [more] RECONF2005-28
pp.79-84
ICD 2004-12-16
16:15		 Hiroshima   Robot Vision System with Parallel Reconfigurable Image Processor
Takeaki Sugimura, Jun Deguchi, Yuta Konishi, Yoshihiro Nakatani, Takafumi Fukushima, Atsushi Konno, Hiroyuki Kurino, Masaru Uchiyama, Mitsumasa Koyanagi (Tohoku Univ.) 		 [more] ICD2004-191
pp.49-54
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan