IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD, ITE-IST 2012-07-27
11:40
Yamagata Yamagata University [Invited Talk] A Fully Integrated Triple-Band CMOS Power Amplifier for WCDMA Mobile Handsets
Kouichi Kanda (FLL), Yoichi Kawano, Takao Sasaki, Noriaki Shirai, Tetsuro Tamura, Shigeaki Kawai, Masahiro Kudo, Tomotoshi Murakami (FSL), Hiroyuki Nakamoto (FLL), Nobumasa Hasegawa, Hideki Kano (FSL), Akiko Mineyama, Kazuaki Oishi (FLL), Masashi Shima, Naoyoshi Tamura (FSL) ICD2012-28
 [more] ICD2012-28
pp.65-70
SIP, CAS, CS 2007-03-06
09:30
Tottori Blancart Misasa (Tottori) [Poster Presentation] Cost Optimization Using Tabu Search in Hardware Design of Arbitrary Functions
Koji Kotani, Takao Sasaki, Hisamichi Toyoshima (Kanagawa Univ.) CAS2006-95 SIP2006-196 CS2006-112
In digital circuit design using a hardware description language, some elementary functions and user defined functions ca... [more] CAS2006-95 SIP2006-196 CS2006-112
pp.15-18
SIP, CAS, CS 2007-03-06
09:30
Tottori Blancart Misasa (Tottori) [Poster Presentation] Computation reduction in linear transform circuit synthesis using genetic algorithm
Mai Suzuki, Takao Sasaki, Hisamichi Toyoshima (Kanagawa Univ.) CAS2006-97 SIP2006-198 CS2006-114
A linear transform circuit is often used in various transform such as DCT and DFT. In realizing in hardware, it is impor... [more] CAS2006-97 SIP2006-198 CS2006-114
pp.23-27
SIP, CAS, CS 2007-03-06
09:30
Tottori Blancart Misasa (Tottori) [Poster Presentation] A Study on GA based generation of the technical patterns in financial markets
Junichi Endou, Takao Sasaki, Hisamichi Toyoshima (Kanagawa Univ.) CAS2006-104 SIP2006-205 CS2006-121
(To be available after the conference date) [more] CAS2006-104 SIP2006-205 CS2006-121
pp.55-58
CAS, SIP, CS 2006-03-06
13:30
Okinawa Univ of Ryukyu Design of Multiple Constant Multiplication Circuits Considering Hardware Constraints
Yukinobu Kato, Takao Sasaki, Hisamichi Toyoshima (Kanagawa Univ.)
 [more] CAS2005-112 SIP2005-158 CS2005-105
pp.93-98
MSS, CAS 2005-11-11
14:45
Yamaguchi Yamaguchi University Design of Multiple Constant Multiplication Circuits Considering Hardware Constraints
Yukinobu Kato, Takao Sasaki, Hisamichi Toyoshima (Kanagawa Univ.)
 [more] CAS2005-68 CST2005-37
pp.43-47
MSS, CAS 2004-11-04
11:20
Aichi Aichi Pref. Univ. Arithmetic Cost Reduction Algorithm for Linear Transformation Circuits Considering the Synthesis Order of Coeficient Set
Keisuke Sato, Takao Sasaki, Hisamichi Toyoshima (Kanagawa Univ.)
For synthesis of linear transformation circuits, it is generally used that the coefficient matrix is partitioned
i... [more]
CAS2004-46 CST2004-25
pp.25-28
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan