IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
EMCJ 2022-06-10
09:05		 Hokkaido Hokkaido University
(Primary: On-site, Secondary: Online)		 Evaluation of Wide Band Emission Noise from Power Modules using Wide Bandgap Semiconductors
Koh Watanabe, Ryota Sakai, Satoshi Tanaka, Makoto Nagata (Kobe Univ.) EMCJ2022-14		  [more] EMCJ2022-14
pp.1-4
EMCJ 2022-06-10
09:55		 Hokkaido Hokkaido University
(Primary: On-site, Secondary: Online)		 Time Domain Analysis of Emission Noise from Drone and Evaluation of Interference with Cellular Systems.
Ryota Sakai, Koh Watanabe, Satoshi Tanaka, Makoto Nagata (Kobe Univ.) EMCJ2022-16		  [more] EMCJ2022-16
pp.11-14
EST, MW, EMCJ, IEE-EMC [detail] 2021-10-08
10:05		 Online Online Measurements of Noise Emission inside Industrial Drones
Ryota Sakai, Koh Watanabe, Mai Aoi, Misaki Komatsu, Satoshi Tanaka, Makoto Nagata (Kobe Univ.) EMCJ2021-43 MW2021-55 EST2021-45		  [more] EMCJ2021-43 MW2021-55 EST2021-45
pp.78-81
EST, MW, EMCJ, IEE-EMC [detail] 2021-10-08
10:30		 Online Online Impact of Electromagnetic Emission from Switching Power Modules on 5G Communication Systems
Koh Watanabe, Misaki Komatsu, Mai Aoi, Ryota Sakai, Satoshi Tanaka, Makoto Nagata (Kobe Univ.) EMCJ2021-44 MW2021-56 EST2021-46		  [more] EMCJ2021-44 MW2021-56 EST2021-46
pp.82-85
CAS, ICTSSL 2021-01-28
17:15		 Online Online A Hardware Implementation of Neural Networks using HDLRuby, a Ruby-based Hardware Description Language
Ryota Sakai, Yuki Maehara, Lovic Gauthier (NITAC) CAS2020-53 ICTSSL2020-38		 In the recent years, FPGAs have been attracting attention as neural network accelerators for their superior performance ... [more] CAS2020-53 ICTSSL2020-38
pp.79-84
CAS, ICTSSL 2021-01-28
17:35		 Online Online Study of a Hardware Implementation of a Long Short-Term Memory with HDLRuby
Yuki Maehara, Ryota Sakai, Lovic Gauthier (NITAC) CAS2020-54 ICTSSL2020-39		 In the recent years, many global companies have attempted to use FPGA for implementing applications in the field of AI s... [more] CAS2020-54 ICTSSL2020-39
pp.85-90
DC 2011-02-14
10:25		 Tokyo Kikai-Shinko-Kaikan Bldg. Capture-Safety Checking Based on Transition-Time-Relation for At-Speed Scan Test Vectors
Ryota Sakai, Kohei Miyase, Xiaoqing Wen (Kyushu Inst. of Tech.), Masao Aso, Hiroshi Furukawa (RMS), Yuta Yamato (Fukuoka Ind. Sci & Tech/Fundation FIST), Seiji Kajihara (Kyushu Inst. of Tech.) DC2010-60		 Excessive capture power in at-speed scan testing may cause timing failures, resulting in test-induced yield loss. This h... [more] DC2010-60
pp.7-12
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan