IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 29  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
CCS 2024-03-27
13:00
Hokkaido RUSUTSU RESORT Training of Encoder-Decoder models and its application towards edge computing
Koki Nobori, Hiiro Yamazaki, Kota Ando, Tetsuya Asai (Hokkaido Univ.) CCS2023-42
This study investigates the use of the Encoder-Decoder architecture and its application to generative AI for learning on... [more] CCS2023-42
pp.18-23
CCS 2024-03-27
14:00
Hokkaido RUSUTSU RESORT Evaluation of recurrent neural network training using multi-phase quantization optimizer
Hiiro Yamazaki, Itsuki Akeno, Koki Nobori, Tetsuya Asai, Kota Ando (Hokkaido Univ.) CCS2023-44
In this research, we apply "Holmes", an optimizer dedicated to edge training of neural networks, to recurrent neural net... [more] CCS2023-44
pp.30-35
CCS 2024-03-27
14:25
Hokkaido RUSUTSU RESORT Multi-task Collaborative Learning Based on Common Bases of Neural Networks
Fumiya Arai, Atsushi Hori, Tetsuya Asai, Kota Ando (Hokkaido Univ.) CCS2023-45
(To be available after the conference date) [more] CCS2023-45
pp.36-41
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-15
15:30
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
*
Itsuki Akeno, Hiro Yamazaki, Tetsuya Asai, Kota Ando (Hokkaido Univ) VLD2023-41 ICD2023-49 DC2023-48 RECONF2023-44
We propose a processor architecture for neural network (NN) training in edge and prototype it on an FPGA (Field--Program... [more] VLD2023-41 ICD2023-49 DC2023-48 RECONF2023-44
pp.64-69
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-17
14:50
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
Hardware Compression Method Applying Bernoulli Approximation for Bayesian Neural Networks
Taisei Saito, Kota Ando, Tetsuya Asai (Hokkaido Univ.) VLD2023-73 ICD2023-81 DC2023-80 RECONF2023-76
This study focuses on efficiently lightweighting Bayesian deep learning algorithms and implementing them on FPGA. It com... [more] VLD2023-73 ICD2023-81 DC2023-80 RECONF2023-76
pp.221-226
CCS 2023-11-11
13:30
Toyama Toyama Prefectural University Evaluation of a Small Signal Detection Circuit for Artificial Action Potentials in an Alginate Gel Membrane
Soichiro Yamakawa, Kota Ando, Tetsuya Asai (Hokkaido Univ.) CCS2023-26
In recently years, AI has been applied to a wide range of applications, and the concept of having the human brain itself... [more] CCS2023-26
pp.7-12
RECONF 2023-08-04
14:30
Hokkaido Hakodate Arena
(Primary: On-site, Secondary: Online)
Pianissimo: A Sub-mW Class DNN Accelerator For Adaptive Inference at Edge
Junnosuke Suzuki, Mari Yasunaga, Angel Lopez Garcia-Arias, Yasuyuki Okoshi, Shungo Kumazawa (Tokyo Tech), Kota Ando (Hokkaido Univ.), Kazushi Kawamura, Thiem Van Chu, Masato Motomura (Tokyo Tech) RECONF2023-14
(To be available after the conference date) [more] RECONF2023-14
pp.1-6
CCS, IN
(Joint)
2023-08-03
10:33
Hokkaido Banya-no-yu A Study of Memory Reduction Methods for Hardware Implementation of Reservoir Computing
Sena Kojima, Koki Minagawa, Taisei Saito, Kota Ando, Tetsuya Asai (Hokkaido Univ.) CCS2023-18
 [more] CCS2023-18
pp.7-12
CCS 2023-03-26
10:55
Hokkaido RUSUTSU RESORT A Stochastic Memory for Ultralow-Power IoT Devices and its Subthreshold CMOS Circuit Implementation
Seiya Muramatsu, Kohei Nishida, Kota Ando (Hokkaido Univ.), Megumi Akai-Kasaya (Osaka Univ./Hokkaido Univ.), Tetsuya Asai (Hokkaido Univ.) CCS2022-68
We propose a CMOS circuit implementation of a memory circuit for ultralow-power IoT devices based on stochastic computin... [more] CCS2022-68
pp.31-35
CCS 2023-03-26
11:15
Hokkaido RUSUTSU RESORT Hardware Implementation of Predictive Coding Networks based on the Free Energy Principle
Naruki Hagiwara, Takafumi Kunimi, Kota Ando (Hokkaido Univ.), Megumi Akai (Hokkaido Univ./Osaka Univ.), Tetsuya Asai (Hokkaido Univ.) CCS2022-69
Agents form generative models in the brain through perception and actions for adapting to the external environment. In t... [more] CCS2022-69
pp.36-41
CCS 2023-03-26
14:15
Hokkaido RUSUTSU RESORT A novel optimizer architecture with multi-phase quantization towards online-learning edge AI hardware
Itsuki Akeno, Tetsuya Asai, Kota Ando (Hokkaido Univ.) CCS2022-74
 [more] CCS2022-74
pp.63-68
ICD, SDM, ITE-IST [detail] 2022-08-10
14:15
Online   [Invited Talk] Algorithm-architecture co-optimization for edge AI applications
Kota Ando (Hokkaido Univ.)
 [more]
IN, CCS
(Joint)
2022-08-04
16:50
Hokkaido Hokkaido University(Centennial Hall)
(Primary: On-site, Secondary: Online)
[Invited Talk] Edge-side deep neural network processors: quantization, communication, and memories
Kota Ando (Hokkaido Univ.) CCS2022-34
(To be available after the conference date) [more] CCS2022-34
p.41
CPSY, DC, IPSJ-ARC [detail] 2022-07-28
15:15
Yamaguchi Kaikyo Messe Shimonoseki
(Primary: On-site, Secondary: Online)
A Study of Sparse Matrix Multiplication Accelerator
Yuta Nagahara (Tokyo Tech), Kota Ando (Hokkaido University), Kazushi Kawamura, Jaehoon Yu, Masato Motomura, Thiem Van Chu (Tokyo Tech) CPSY2022-11 DC2022-11
 [more] CPSY2022-11 DC2022-11
pp.59-64
SIS, IPSJ-AVM 2021-06-24
13:25
Online Online A Study of Ensemble Learning for Randomly Weighted Neural Network
Yasuyuki Okoshi, Kazutoshi Hirose, Kota Ando, Kazushi Kawamura, Thiem Van Chu, Masato Motomura, Jaehoon Yu (Tokyo Tech) SIS2021-7
Recent research on deep learning shows the possibility of building neural networks by learning connection existences ins... [more] SIS2021-7
pp.37-42
RECONF 2021-06-08
16:35
Online Online RECONF2021-7 (To be available after the conference date) [more] RECONF2021-7
pp.32-37
CPSY, DC, IPSJ-ARC [detail] 2019-07-26
14:40
Hokkaido Kitami Civic Hall
Yuki Hirayama, Hirose Kazutoshi, Kota Ando, Kodai Ueyoshi, Tetsuya Asai (Hokkaido Univ.), Masato Motomura (Tokyo Tech), Shinya Takamaeda (Hokkaido Univ.) CPSY2019-35 DC2019-35
 [more] CPSY2019-35 DC2019-35
pp.197-202
DC, CPSY, IPSJ-ARC [detail] 2019-06-11
16:20
Kagoshima National Park Resort Ibusuki CPSY2019-8 DC2019-8  [more] CPSY2019-8 DC2019-8
pp.63-68
RECONF 2019-05-10
14:20
Tokyo Tokyo Tech Front RECONF2019-18 (To be available after the conference date) [more] RECONF2019-18
pp.97-102
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2019-03-18
10:55
Kagoshima Nishinoomote City Hall (Tanega-shima)
Yuki Hirayama, Kazutoshi Hirose (Hokkaido Univ.), Takashi Hayakawa, Junichi Kiyamura, Yasutoshi Fukara, Yuji Kurita (), Kota Ando, Kodai Ueyoshi, Shinya Takamaeda, Masato Motomura (Hokkaido Univ.) CPSY2018-115 DC2018-97
 [more] CPSY2018-115 DC2018-97
pp.253-258
 Results 1 - 20 of 29  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan