IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 40 of 59 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
IPSJ-ARC, VLD, CPSY, RECONF, IPSJ-SLDM [detail] 2018-01-18
13:50
Kanagawa Raiosha, Hiyoshi Campus, Keio University Examination of the Normally-off using the stack circuit
Kenji Sakamura (OPUGS), Kazutami Arimoto, Isao Kayano, Tomoyuki Yokogawa (OPU) VLD2017-70 CPSY2017-114 RECONF2017-58
In the stack circuit using charge recycling, low consumption electricity such as the streaming processing movement is ef... [more] VLD2017-70 CPSY2017-114 RECONF2017-58
pp.49-51
MSS, SS 2017-01-27
09:00
Kyoto Kyoto Institute of Technology Symbolic Representation based on Difference Logic of Time Petri Nets for Efficient Bounded Model Checking
Nao Igawa, Tomoyuki Yokogawa (Okayama Prefectural Univ.), Hisashi Miyazaki, Masafumi Kondo (Kawasaki Univ. of Medical Welfare), Yoichiro Sato, Kazutami Arimoto (Okayama Prefectural Univ.) MSS2016-67 SS2016-46
 [more] MSS2016-67 SS2016-46
pp.59-64
DC, SS 2016-10-27
14:30
Shiga Hikone Kinro-Fukushi Kaikan Bldg. Model Based Test Case Generation for Web Application Using Model Checking
Hirokazu Kasahara, Tomoyuki Yokogawa, Yoichiro Sato, Kazutami Arimoto (Okayama Pref. Univ.) SS2016-24 DC2016-26
 [more] SS2016-24 DC2016-26
pp.37-42
VLD, CAS, MSS, SIP 2016-06-16
11:40
Aomori Hirosaki Shiritsu Kanko-kan A method of reducing amount of operations on the bit serial multiply-accumulator and its application
Daichi Okamoto (Okayama Prefectural Univ.), Masafumi Kondo (Kawasaki Univ. of Medical Welfare), Yoshihiro Sejima, Tomoyuki Yokogawa, Kazutami Arimoto, Yoichiro Sato (Okayama Prefectural Univ.) CAS2016-7 VLD2016-13 SIP2016-41 MSS2016-7
Although the digital hearing aids with the high functionality of digital signal processor (DSP) becomes widely used, its... [more] CAS2016-7 VLD2016-13 SIP2016-41 MSS2016-7
pp.35-40
VLD 2016-02-29
13:30
Okinawa Okinawa Seinen Kaikan Tool Support for Verifying Large Scale Hardware Design with Verilog-HDL
Yuta Morimitsu, Tomoyuki Yokogawa (Okayama Prefectural Univ.), Masafumi Kondo, Hisashi Miyazaki (Kawasaki Univ. of Medical Welfare), Yoichiro Sato, Kazutami Arimoto (Okayama Prefectural Univ.), Norihiro Yoshida (Nagoya Univ.) VLD2015-111
In this paper, we developed a tool supporting formal verification of large scale hardware design described by Verilog-HD... [more] VLD2015-111
pp.1-6
MSS, CAS, IPSJ-AL [detail] 2015-11-21
11:15
Kagoshima Ibusuki CityHall A bit serial multiply and accumulator with negative number operation
Daichi Okamoto (Okayama Prefectural Univ.), Masafumi Kondo (Kawasaki Univ. of Medical Welfare), Yoshihiro Sejima, Yoichiro Sato, Tomoyuki Yokogawa, Kazutami Arimoto (Okayama Prefectural Univ.) CAS2015-58 MSS2015-32
Recently, digital hearing aids with the high functionality of digital signal processor (DSP) become widely used, and thu... [more] CAS2015-58 MSS2015-32
pp.115-120
MSS, CAS, SIP, VLD 2015-06-17
11:35
Hokkaido Otaru University of Commerce A Case Study of Symbolic Model Checking of Large Scale Hardware IP
Yuta Morimitsu, Tomoyuki Yokogawa (Okayama Pref. Univ.), Masafumi Kondo, Hisashi Miyazaki (Kawasaki Univ. of Medical Welfare), Yoichiro Sato, Kazutami Arimoto (Okayama Pref. Univ.) CAS2015-6 VLD2015-13 SIP2015-37 MSS2015-6
 [more] CAS2015-6 VLD2015-13 SIP2015-37 MSS2015-6
pp.31-36
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2014-11-28
10:30
Oita B-ConPlaza The LSI Implementation of a Memory Based Field Programmable Device for MCU Peripherals
Yoshifumi Kawamura, Naoya Okada, Yoshio Matsuda (Kanazawa Univ.), Tetsuya Matsumura (Nihon Univ.), Hiroshi Makino (OIT), Kazutami Arimoto (Okayama Prefectural Univ.) VLD2014-108 DC2014-62
A Field Programmable Sequencer and Memory (FPSM), which is an embedded memory based programmable device for peripherals ... [more] VLD2014-108 DC2014-62
pp.239-244
CAS, MSS, IPSJ-AL [detail] 2014-11-20
10:40
Okinawa Nobumoto Ohama Memorial Hall (Ishigaki island) An asynchronous serial multiplier for digital fearing aid
Masafumi Kondo, Daichi Okamoto (Kawasaki Univ. of Medical Welfare), Yoichiro Sato, Tomoyuki Yokogawa, Kazutami Arimoto (Okayama Prefectural Univ.) CAS2014-89 MSS2014-53
Recently, digital hearing aids with digital signal processor (DSP) become widely used because of increasing of hearing i... [more] CAS2014-89 MSS2014-53
pp.11-16
IE, ICD, VLD, IPSJ-SLDM [detail] 2014-10-02
14:15
Miyagi   Hierarchical GALS system based on ring segmented bus architecture
Masafumi Kondo (Kawasaki Univ. of Medical Welfare), Tomoyuki Yokogawa, Yoichiro Sato, Kazutami Arimoto (Okayama Prefectural Univ.) VLD2014-63 ICD2014-56 IE2014-42
A ring segmented bus (RSB) which connects the divided annular bus dynamically has been proposed as an asynchronous bus a... [more] VLD2014-63 ICD2014-56 IE2014-42
pp.19-24
CAS, SIP, MSS, VLD, SIS [detail] 2014-07-11
15:10
Hokkaido Hokkaido University A distributed asynchronous arbiter for ring segmented bus type GALS systems
Yoshiki Odagiri, Masaki Akari (Okayama Prefectural Univ.), Masafumi Kondo (Kawasaki Univ. of Medical Welfare), Tomoyuki Yokogawa, Yoichiro Sato, Kazutami Arimoto (Okayama Prefectural Univ.) CAS2014-44 VLD2014-53 SIP2014-65 MSS2014-44 SIS2014-44
A ring segmented bus (RSB) which connects the divided annular bus dynamically has been proposed for GALS systems. Howeve... [more] CAS2014-44 VLD2014-53 SIP2014-65 MSS2014-44 SIS2014-44
pp.237-242
CS, CAS, SIP 2014-03-06
13:25
Osaka Osaka City University Media Center High-speed Petri Net Simulation Using Matrix Compression and GPGPU
Takashi Kawamura, Yoichiro Sato, Tomoyuki Yokogawa (Okayama Prefectural Univ.), Masafumi Kondo (Kawasaki Univ. of Medical Welfare), Kazutami Arimoto (Okayama Prefectural Univ.) CAS2013-106 SIP2013-152 CS2013-119
We proposed a method of evaluating performance of large scale digital systems by modeling with the STPN and executing pe... [more] CAS2013-106 SIP2013-152 CS2013-119
pp.91-96
VLD 2014-03-05
15:45
Okinawa Okinawa Seinen Kaikan A Case Study of Symbolic Model Checking for Verilog-HDL Hardware Design
Tomoyuki Yokogawa, Daichi Higashiyama (Okayama Pref. Univ.), Masafumi Kondo (Kawasaki Univ. of Medical Welfare), Yoichiro Sato, Kazutami Arimoto (Okayama Pref. Univ.) VLD2013-166
In this paper, we show a case study where a design of 8bit microcomputer M8R, which is described by Verilog-HDL, is veri... [more] VLD2013-166
pp.177-182
IE, ICD, VLD, IPSJ-SLDM [detail] 2013-10-07
10:30
Aomori   A Memory Based Filed Programmable Device for Energy saving MCUs
Tetsuya Matsumura (Nihon Univ.), Yoshifumi Kawamura (Renesas Electronics), Naoya Okada (Kanazawa Univ.), Kazutami Arimoto (Okayama Prefectual Univ.), Hiroshi Makino (OIT), Yoshio Matsuda (Kanazawa Univ.) VLD2013-46 ICD2013-70 IE2013-46
A Field Programmable Sequencer and memory (FPSM), which is an embedded memory based programmable peripherals for Micro C... [more] VLD2013-46 ICD2013-70 IE2013-46
pp.1-6
SS, KBSE 2013-07-25
16:40
Hokkaido   Modeling Smartphone Apps Using State Machine Diagrams
Kyosuke Ochimizu, Tomoyuki Yokogawa (Okayama Prefectural Univ.), Hisashi Miyazaki (KUMW), Yoichiro Sato, Kazutami Arimoto (Okayama Prefectural Univ.) SS2013-21 KBSE2013-21
In this paper, we propose a method for modeling smartphone apps using
UML state machine diagrams.
We focused on a tap ... [more]
SS2013-21 KBSE2013-21
pp.49-54
ICD, ITE-IST 2012-07-27
16:10
Yamagata Yamagata University [Invited Talk] ISSCC Technology Trend -- TD(Technology Direction) and Digital Technology --
Masaitsu Nakajima (Panasonic), Kazutami Arimoto (Okayama Prefectural University), Hiroo Hayashi (Toshiba) ICD2012-30
 [more] ICD2012-30
p.85
ICD 2012-04-24
15:40
Iwate Seion-so, Tsunagi Hot Spring (Iwate) A Chip-ID Generating Circuit for Dependable LSI using Random Address Errors on Embedded SRAM and On-Chip Memory BIST
Hidehiro Fujiwara, Makoto Yabuuchi, Hirofumi Nakano, Hiroyuki Kawai, Koji Nii, Kazutami Arimoto (Renesas Electronics) ICD2012-17
 [more] ICD2012-17
pp.91-95
ICD 2011-12-15
10:55
Osaka   [Invited Talk] Challenging of semiconductor capability for comfortable human life -- Future engineers, what's the role and skill --
Kazutami Arimoto (Renesas Electronics) ICD2011-101
A Future direction of semiconductor is moving to comfortable human life. Following the open and global world era, the se... [more] ICD2011-101
pp.7-11
SDM, ICD 2011-08-26
14:40
Toyama Toyama kenminkaikan Dependable SRAM with Enhanced Read-/Write-Margins by Fine-Grained Assist Bias Control for Low-Voltage Operation
Koji Nii, Makoto Yabuuchi, Hidehiro Fujiwara, Hirofumi Nakano, Kazuya Ishihara, Hiroyuki Kawai, Kazutami Arimoto (Renesas) SDM2011-91 ICD2011-59
 [more] SDM2011-91 ICD2011-59
pp.103-108
SIS 2008-06-13
12:50
Hokkaido   Application of the massively parallel embedded processor (MX) to real-time image processing
Hiroyuki Yamasaki, Takeaki Sugimura, Hideyuki Noda, Osamu Yamamoto, Yoshihiro Okuno, Kazutami Arimoto (Renesas) SIS2008-20
We developed the massively parallel embedded processor core (MX core) for the SoC(System on Chip) building in as an acce... [more] SIS2008-20
pp.33-38
 Results 21 - 40 of 59 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan