IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 37 of 37 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
COMP 2013-04-24
10:35
Hyogo Kobe University Approximate Permuted Pattern Matching and Indexing Structure for Multi-Track Data
Hiroyuki Ota, Takashi Katsura, Kazuyuki Narisawa, Ayumi Shinohara (Tohoku Univ.) COMP2013-2
A multi-track data is a multi-set of sequences.
The permuted pattern matching problem is, given a multi-track text and ... [more]
COMP2013-2
pp.9-16
SDM 2012-11-16
14:15
Tokyo Kikai-Shinko-Kaikan Bldg Nonlocal band to band tunneling model for tunnel-FETs -- Device and circuit models --
Koichi Fukuda, Takahiro Mori, Wataru Mizubayashi, Yukinori Morita, Akihito Tanabe, Meishoku Masahara, Tetsuji Yasuda, Shinji Migita, Hiroyuki Ota (AIST) SDM2012-111
Device and compact models for tunnel-FETs are developed based on nonlocal band to band tunneling model. For device model... [more] SDM2012-111
pp.63-68
SDM 2012-06-21
15:30
Aichi VBL, Nagoya Univ. Schottky Barrier Height Lowering by Dopant Segregation and Exact Control of Junction Position in Epitaxial NiSi2 Source/Drain
Wataru Mizubayashi, Shinji Migita, Yukinori Morita, Hiroyuki Ota (AIST) SDM2012-57
 [more] SDM2012-57
pp.75-80
SDM 2010-06-22
09:55
Tokyo An401・402 Inst. Indus. Sci., The Univ. of Tokyo Development of Silicon Nanowire MOSFETs through Atomic-Scale Design Concepts
Shinji Migita, Yukinori Morita, Hiroyuki Ota (AIST) SDM2010-34
Process technology with atomic-scale precision is indispensable for fabrication of silicon nanowire MOSFETs. We present ... [more] SDM2010-34
pp.5-10
EE 2009-11-27
13:30
Tokyo Kikai-Shinko-Kaikan Bldg. Power Loss Reduction of a Multi-Oscillated Current Resonant Type DC-DC Converter
Tadahiko Sato (Fuji Electric Systems/Nagasaki Univ.), Hirofumi Matsuo (Nagasaki Univ.), Hiroyuki Ota (Fuji Electric Systems) EE2009-34
A switching power supply system has been required for small size, low noise and low cost, which is employed extremely in... [more] EE2009-34
pp.31-35
SDM 2009-06-19
11:20
Tokyo An401・402 Inst. Indus. Sci., The Univ. of Tokyo Electrical Properties of Ge MIS Interface Defects
Noriyuki Taoka, Wataru Mizubayashi, Yukinori Morita, Shinji Migita, Hiroyuki Ota (MIRAI-NIRC), Shinichi Takagi (MIRAI-NIRC/Univ. of Tokyo) SDM2009-30
The response of majority and minority carriers with interface traps have been systematically investigated for Ge MIS int... [more] SDM2009-30
pp.21-26
SDM 2008-06-10
10:55
Tokyo An401・402, Inst. Indus. Sci., The Univ. of Tokyo The role of the high-k/SiO2 interface in the control of the threshold voltage for high-k MOS devices
Kunihiko Iwamoto, Yuuichi Kamimuta (MIRAI-ASET), Yu Nunoshige (Shibaura Institute of Technology), Akito Hirano, Arito Ogawa, Yukimune Watanabe (MIRAI-ASET), Shinji Migita, Wataru Mizubayashi, Yukinori Morita (MIRAI-ASRC, AIST), Masashi Takahashi (MIRAI-ASET), Hiroyuki Ota (MIRAI-ASRC, AIST), Toshihide Nabatame (MIRAI-ASET), Akira Toriumi (The University of Tokyo) SDM2008-51
 [more] SDM2008-51
pp.53-58
MVE 2008-03-23
11:25
Fukuoka Industry & Academia Cooperation Ctr, Kitakyushu Sci & Research Pk Wireless Communication and Stabilization in Strino Interfacing Technology
Sho Amano, Makoto Iida, Takeshi Naemura (The Univ. of Tokyo), Hiroyuki Ota (Hitachi) MVE2007-92
We are currently working on Strino, a technology that utilizes real objects as user interfaces. The technology is based ... [more] MVE2007-92
pp.67-72
EE 2008-01-21
15:40
Fukuoka   Analyses of Multi-Oscillated Current Resonant Type DC-DC Converter
Nobuhiro Higashi (Nagasaki Univ.), Ryu Araki, Tadahiko Sato, Hiroyuki Ota (Fuji Electric Device Technology Co.,Ltd), Yoichi Ishizuka, Hirofumi Matsuo (Nagasaki Univ.) EE2007-50
 [more] EE2007-50
pp.35-40
EE 2007-07-20
14:00
Yamaguchi   Study on an Application of a Dispersed Power System -- Part1: Fundamental Consideration condition --
Osamu Matsuo, Hirofumi Matsuo, Yoichi Ishizuka (Nagasaki Univ.), Hiroyuki Ota (Fuji Electric Device Tech.) EE2007-23
 [more] EE2007-23
pp.89-94
EE 2006-11-10
11:30
Tokyo   Static Analysis of Multi-Oscillated Current Resonant Type DC-DC Converter
Ryu Araki, Osamu Matsuo (Nagasaki Univ.), Hiroyuki Ota (FHPS), Yoichi Ishizuka, Mineo Tuji, Hirofumi Matsuo (Nagasaki Univ.) EE2006-31
 [more] EE2006-31
pp.13-18
ICD 2006-04-14
15:10
Oita Oita University A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput
Makoto Iwai, Ken Takeuchi, Yasushi Kameda, Susumu Fujimura, Hiroyuki Otake, Koji Hosono, Hitoshi Shiga, Yoshihisa Watanabe, Takuya Futatsuyama, Yoshihiko Shindo, Masatsugu Kojima, Masanobu Shirakawa, Masayuki Ichige, Kazuo Hatakeyama, Shinichi Tanaka (Toshiba)
 [more] ICD2006-21
pp.115-120
EE, CPM 2006-01-20
16:35
Tokyo   A Soft Switching Circuit of the AC-DC Converter with Four Winding-Reactor
Ryu Araki, Osamu Matsuo (Nagasaki University), Hiroyuki Ota (FHPS), Hirofumi Matsuo (Nagasaki University)
Recently, it is demanded for low input current distortion and high efficiency. A novel soft-switching circuit of the AC-... [more] EE2005-59 CPM2005-183
pp.73-79
ICD, SDM 2005-08-18
15:45
Hokkaido HAKODATE KOKUSAI HOTEL A Low Leakage SRAM Macro with Replica Cell Biasing Scheme
Osamu Hirabayashi, Yasuhisa Takeyama, Hiroyuki Otake, Keiichi Kushida, Nobuaki Otsuka (Toshiba Corp.)
(Advance abstract in Japanese is available) [more] SDM2005-141 ICD2005-80
pp.79-84
ICD, SDM 2005-08-19
11:10
Hokkaido HAKODATE KOKUSAI HOTEL Improvement of threshold voltage asymmetry by Al compositional mudulation and partially silicided gate electrode for Hf-based high-k CMOSFETs
Masaru Kadoshima, Arito Ogawa, Masashi Takahashi (MIRAI-ASET), Hiroyuki Ota (MIRAI-ASRC, AIST), Nobuyuki Mise, Kunihiko Iwamoto (MIRAI-ASET), Shinji Migita (MIRAI-ASRC, AIST), Hideaki Fujiwara, Hideki Satake, Toshihide Nabatame (MIRAI-ASET), Akira Toriumi (MIRAI-ASRC, AIST, The Univ. of Tokyo)
Threshold voltage (Vth) tuning by engineering Fermi-level pinning (FLP) on HfAlOx(N) dielectrics is demonstrated for CMO... [more] SDM2005-148 ICD2005-87
pp.31-36
EE 2005-05-13
14:00
Tokyo Kikai-Shinko-Kaikan Bldg. On the output voltage increase of a series resonant DC-DC converter
Kohji Kuwabara, Hiroyuki Ota (FHPS)
It has been considered that the output voltage of a series resonant DC-DC converter becomes maximums when the switching ... [more] EE2005-7
pp.35-40
EE, IEE-IEA 2004-07-23
13:00
Hokkaido Hokkaido University Operation Mode Analysis of the Circuit for Reducing Current Harmonics in AC Line of Soft-Switching AC-DC Converter Using a Four-Winding-Reactor
Hiroyuki Ota, Takashi Kamishinbara (Nagasaki Univ.), Osamu Matsuo (Energy and Electronics Laboratory Co.,Ltd.), Hirofumi Matsuo (Nagasaki Univ.)
Soft-switching AC-DC converter with four-winding-reactor is proposed, in which IEC 61000-3-2 class D is satisfied in the... [more] EE2004-25
pp.37-44
 Results 21 - 37 of 37 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan