|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
RECONF |
2021-09-10 10:20 |
Online |
Online |
Convolutional neural network implementations using Vitis AI Akihiko Ushiroyama, Nobuya Watanabe, Akira Nagoya, Minoru Watanabe (Okayama Univ.) RECONF2021-19 |
Recently, Xilinx provides an FPGA-based Vitis AI development environment which is one of deep learning frameworks to acc... [more] |
RECONF2021-19 pp.13-18 |
RECONF |
2015-09-18 13:25 |
Ehime |
Ehime University |
Design of Hardware Description Language FSL Based on Object-Oriented/Functional Programming Languages Nobuya Watanabe, Akira Nagoya (Okayama Univ.) RECONF2015-37 |
This paper presents a new hardware description language FSL. The FSL inherits the design philosophy and the language fea... [more] |
RECONF2015-37 pp.27-32 |
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] |
2015-03-06 14:15 |
Kagoshima |
|
Advice : An application design environment for various parallel processing hardware Naomichi Furushima, Nobuya Watanabe, Akira Nagoya (Okayama Univ.) CPSY2014-165 DC2014-91 |
We propose an application design environment: Advice (application design environment for various parallel processing har... [more] |
CPSY2014-165 DC2014-91 pp.19-24 |
RECONF |
2011-09-27 11:25 |
Aichi |
Nagoya Univ. |
A proposal of pattern matching techniques using dynamically reconfigurable hardware Masato Nogami, Nobuya Watanabe, Akira Nagoya (Okayama Univ.) RECONF2011-37 |
The pattern matching of the strings using hardware has the problem that increases circuit size when the number of patter... [more] |
RECONF2011-37 pp.87-92 |
RECONF, VLD, CPSY, IPSJ-SLDM [detail] |
2011-01-18 10:55 |
Kanagawa |
Keio Univ (Hiyoshi Campus) |
Feasibility of JHDL for Dynamically Reconfigurable Hardware Design Naomichi Furushima, Nobuya Watanabe, Akira Nagoya (Okayama Univ.) VLD2010-103 CPSY2010-58 RECONF2010-72 |
To develop applications for dynamically reconfigurable hardware, the description language which increases the efficienc... [more] |
VLD2010-103 CPSY2010-58 RECONF2010-72 pp.133-138 |
RECONF |
2009-09-18 09:50 |
Tochigi |
Utsunomiya Univ. |
Comparison and Evaluation of Application Implementation Methods for Dynamically Reconfigurable Processor DAPDNA-2 Naomichi Furushima, Nobuya Watanabe, Akira Nagoya (Okayama Univ) RECONF2009-30 |
Design tools are essential to implement applications on dynamically reconfigurable hardware efficiently, therefore to un... [more] |
RECONF2009-30 pp.67-72 |
RECONF |
2008-09-25 13:30 |
Okayama |
Okayama Univ. |
Implementation of JPEG Encoder on Dynamically Reconfigurable Processor and its Evaluation Naomichi Furushima, Nobuya Watanabe, Akira Nagoya (Okayama Univ) RECONF2008-24 |
Recently, dynamically reconfigurable hardware has been attracted, the research becomes active, and quantitative evaluati... [more] |
RECONF2008-24 pp.7-12 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|