ken-system: - All Technical Committee Conferences

IEICE Technical Committee Submission System
Conference Schedule

Online Proceedings
[Sign in]
Tech. Rep. Archives

[Japanese] / [English]

(

Committee/Place/Topics

) --Press->

(

Paper Keywords: / Column:Title Auth. Affi. Abst. Keyword

) --Press->

All Technical Committee Conferences (Searched in: All Years)

Search Results: Conference Papers

Conference Papers (Available on Advance Programs) (Sort by: Date Descending)

Committee	Date Time	Place		Paper Title / Authors	Abstract	Paper #
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail]	2015-03-06 14:50	Kagoshima		A Resource Utilization Aware Method to Improve Throughput on RMT Processor Taro Murata, Kensuke Kaneda, Masayoshi Takasu, Keigo Mizotani, Yusuke Hatori, Nobuyuki Yamasaki (Keio Univ.) CPSY2014-166 DC2014-92	SMT (Simultaneous MultiThreading) architecture is suitable for embedded processors which have area constraints, it is b... [more]	CPSY2014-166 DC2014-92 pp.25-30
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail]	2015-03-07 10:45	Kagoshima		Real-Time Static Voltage and Frequency Scaling on RMT Processor with Instructions Per Clock Cycle Control Kenji Yamada, Yusuke Hatori, Shuma Hagiwara, Keigo Mizotani, Masayoshi Takasu, Nobuyuki Yamasaki (Keio Univ.) CPSY2014-179 DC2014-105	In Recent embedded real-time systems, not only high performance but also low power consumption is required. To meet the... [more]	CPSY2014-179 DC2014-105 pp.101-106
RECONF, CPSY, VLD, IPSJ-SLDM [detail]	2015-01-29 09:55	Kanagawa	Hiyoshi Campus, Keio University	NoC Architecture with Priority-based Packet Overtaking and Resource Control Shuhei Otsuki, Keigo Mizotani, Masayoshi Takasu (Keio Univ.), Daiki Yamazaki (Sony), Nobuyuki Yamasaki (Keio Univ.) VLD2014-117 CPSY2014-126 RECONF2014-50	With the recent advances in semiconductor technology, many transistors have been integrated into a single chip and Chip-... [more]	VLD2014-117 CPSY2014-126 RECONF2014-50 pp.25-30
RECONF, CPSY, VLD, IPSJ-SLDM [detail]	2015-01-30 16:30	Kanagawa	Hiyoshi Campus, Keio University	A Low Latency Real-Time Execution on Dependable Responsive Multithreaded Processor Keigo Mizotani, Yusuke Hatori, Yusuke Kumura, Masayoshi Takasu, Hiroyuki Chishiro, Nobuyuki Yamasaki (Keio Univ.) VLD2014-149 CPSY2014-158 RECONF2014-82	In recent embedded real-time systems, there are many systems with both hard real-time tasks and soft real-time tasks. Wh... [more]	VLD2014-149 CPSY2014-158 RECONF2014-82 pp.227-232
RECONF, CPSY, VLD, IPSJ-SLDM [detail]	2015-01-30 16:50	Kanagawa	Hiyoshi Campus, Keio University	A Latency-Aware Packet Scheduling on Responsive Link Kouhei Oosawa, Shuma Hagiwara, Yusuke Kumura, Keigo Mizotani, Masayoshi Takasu, Nobuyuki Yamasaki (Keio Univ.) VLD2014-150 CPSY2014-159 RECONF2014-83	Recently, distributed systems with multiple processors are now quite widespread. In particular, distributed systems with... [more]	VLD2014-150 CPSY2014-159 RECONF2014-83 pp.233-238
CPSY, DC, IPSJ-SLDM, IPSJ-EMB [detail]	2013-03-14 10:00	Nagasaki		A Temperature-Aware DVFS Control on Imprecise Computation Model Keigo Mizotani, Rikuhei Ueda, Masayoshi Takasu, Hiroyuki Chishiro, Hiroki Matsutani, Nobuyuki Yamasaki (Keio Univ.) CPSY2012-88 DC2012-94	As microprocessor grows in density, management of processor temperature is becoming an important issue. Temperature-Awar... [more]	CPSY2012-88 DC2012-94 pp.217-222

Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan